Operation control apparatus for a processor having a plurality of arithmetic devices

Claim 2

An operation control apparatus for a processor including an address calculation unit having an arithmetic device for calculating an effective address of an operand and an instruction execution unit having another arithmetic device for executing an instruction in a pipeline processing, said instruction execution unit performing execution of an instruction based on an effective address delivered from said address calculation unit, and said address calculation unit calculates, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: means for judging if the arithmetic device in said instruction execution unit must operate on data having a data length exceeding a predetermined bit width; and an expanded bit width arithmetic logic unit constituted by said arithmetic devices in such a way that when said judging means makes a judgement that the data length exceeds a predetermined bit width, the arithmetic device in said address calculation unit is used as an expanded arithmetic portion for the arithmetic device in said instruction execution unit.

Claim 3

An operation control apparatus for a processor including an address calculation unit having an arithmetic device for calculating an effective address of an operand and an instruction execution unit having another arithmetic device for executing an instruction in a pipeline processing, said instruction execution unit performing execution of an instruction based on an effective address delivered from said address calculation unit, and said address calculation unit calculates, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: selector means for receiving a plurality of control signals and selecting one of said control signals for controlling the arithmetic device in said address calculation unit, said control signals including a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; and an expanded bit width arithmetic logic unit constituted by said arithmetic devices in such a way that when the arithmetic device in said instruction execution unit performs an operation on data having a data length exceeding a predetermined bit width, the arithmetic device in said address calculation unit is controlled by said control signal from the controller in said instruction execution unit, said control signal being selected by said selector means.

Claim 4

An operation control apparatus for a processor including an address calculation unit having an arithmetic device for calculating an effective address of an operand and an instruction execution unit having another arithmetic device for executing an instruction in a pipeline processing, said instruction execution unit performing execution of an instruction based on an effective address delivered from said address calculation unit, and said address calculation unit calculates, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: selector means for receiving a plurality of control signals and selecting one of said control signals for controlling the arithmetic device in said address calculation unit, said control signals including a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; and an expanded bit width arithmetic logic unit constituted by said arithmetic devices in such a way that when the arithmetic device in said instruction execution unit performs an operation on data having a data length exceeding a predetermined bit width, the arithmetic device in said address calculation unit is controlled by said control signal from the controller in said instruction execution unit, said control signal being selected by said selector means.

Claim 5

An operation control apparatus for a processor including an address calculation unit having an arithmetic device for calculating an effective address of an operand and an instruction execution unit having another arithmetic device for executing an instruction in a pipeline processing, said instruction execution unit performing execution of an instruction based on an effective address delivered from said address calculation unit, and said address calculation unit calculates, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: first means for receiving a plurality of control signals and selecting one of said control signals for controlling the arithmetic device in said address calculation unit, said control signals including a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; second means for inputting a carry from the arithmetic device in said instruction execution unit to the arithmetic device in said address calculation unit; third means for controlling which control signal is selected by said first means and for enabling or disabling said second means; and an expanded bit width arithmetic logic unit constituted by said arithmetic devices in such a way that when said instruction execution unit performs an operation on data having a data length exceeding an operation width in the arithmetic device in said instruction execution unit said third means causes said first means to select the control signal from the controller in said instruction execution unit and enables said second means.

Claim 6

An operation control apparatus for a processor including an address calculation unit having an arithmetic device for calculating an effective address of an operand and an instruction execution unit having another arithmetic device for executing an instruction in a pipeline processing, said instruction execution unit performing execution of an instruction based on an effective address delivered from said address calculation unit, and said address calculation unit calculates, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: first means for receiving a plurality of control signals and selecting one of said control signals for controlling the arithmetic device in said address calculation unit, said control signals including a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; second means for inputting a carry from the arithmetic device in said instruction execution unit to the arithmetic device in said address calculation unit; third means for controlling which control signal is selected by said first means and for enabling or disabling said second means; and an expanded bit width arithmetic logic unit constituted by said arithmetic devices in such a way that when said instruction execution unit performs an operation on data having a data length exceeding an operation width in the arithmetic device in said instruction execution unit said third means causes said first means to select the control signal from the controller in said instruction execution unit and enables said second means.

Claim 7

An operation control apparatus for a data processor in which operand effective address calculation is performed by an address calculation unit and instruction execution is performed by an instruction execution unit in a pipelined processing, said instruction execution unit including an arithmetic device for performing execution of an instruction based on an effective address delivered from said address calculation unit and said address calculation unit includes arithmetic device for calculating, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: a selector for receiving a plurality of control signals and selecting one of said control signals for effective address calculation, said control signals include a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; a carry transfer gate for transferring a carry generated in the arithmetic device in said instruction execution unit to a carry input of the arithmetic device in said address calculation unit; and a signal line for sending an expansion operation enabling signal, output from the controller in said address calculation unit, for causing said selector to select the control signal from said instruction execution unit and for enabling said carry transfer gate if an expansion operation of the total date width in said arithmetic devices is to be performed, said signal line being turned on in performing the expansion operation by said arithmetic devices.

Claim 8

An operation control apparatus for a data processor in which operand effective address calculation is performed by an address calculation unit and instruction execution is performed by an instruction execution unit in a pipelined processing, said instruction execution unit including an arithmetic device for performing execution of an instruction based on an effective address delivered from said address calculation unit and said address calculation unit includes arithmetic device for calculating, after delivery of said effective address to said instruction execution unit, an effective address of an operand of an instruction to be executed next, said apparatus comprising: a selector for receiving a plurality of control signals and selecting one of said control signals for effective address calculation, said control signals include a control signal from a controller in said address calculation unit and another control signal from another controller in said instruction execution unit; a carry transfer gate for transferring a carry generated in the arithmetic device in said instruction execution unit to a carry input of the arithmetic device in said address calculation unit; and a signal line for sending an expansion operation enabling signal, output from the controller in said address calculation unit, for causing said selector to select the control signal from said instruction execution unit and for enabling said carry transfer gate if an expansion operation of the total date width in said arithmetic devices is to be performed, said signal line being turned on in performing the expansion operation by said arithmetic devices.