Multiplexing system setting through mask registers

Claim 2

Data multiplexing system for dispatching an input serial bit stream onto a plurality of output ports comprising an aggregate register (10) common to the plurality of ports which is loaded every predetermined time interval by a number N of bits of the serial bit stream, and control devices, each one being associated with each port, and including a clock circuit (12) which determines the bit rate at which are output the data bits allocated to the associated port; said system being characterized in that each control device associated with a port comprises: a mask register (14) loaded with a N-bit mask word wherein bits of a first polarity indicate which bits of said N bits contained in said aggregate register are to be transmitted to the associated port; and a scan counter (20) which starts being incremented at a frequency much higher than the highest bit rate at which can be output data bits allocated to a port at every transition of a given polarity of said clock circuit, until the mask bit corresponding to the scan counter contents is a bit of said first polarity, whereby the corresponding bit of said N bits contained in said aggregate register is transmitted to the associated port.

Claim 3

A data multiplexing system according to claim 1 further comprising a latch (38) which is clocked by the transition of the other polarity of said clock circuit (12) which follows said transition of a given polarity starting the incrementation of said scan counter (20), said latch being set by said bit transmitted by the aggregate register (10).

Claim 4

Data multiplexing system according to claim 1 or 2 wherein said scan counter (20) is forced to the value N corresponding to said number N of bits by a pulse received by said system at the beginning of said predetermined time interval, said counter being then incremented to the value N+1 at which it provides a pulse enabling said aggregate register (10) to be loaded while it is reset to zero.

Claim 5

Data multiplexing system according to claim 1 or 2 further comprising a control logic (16) which forces said scan counter (20) to the value of said N in response to a pulse received at the beginning of said predetermined time interval, starts incrementing said counter in response to said transition of a given polarity from said clock circuit (12), and stops incrementing said counter when the bit of said mask register (14) corresponding to the counter value is set to said first polarity.

Claim 6

Data multiplicity system according to claim 1 or 2 wherein the data bit rate of a port is determined by multiplying the modulation rate of the system which is the number of said predetermined time intervals per second, by the number of bits of said mask register (14) set to said first polarity.

Claim 7

Data multiplexing system for multiplexing the data bits received from a plurality of input ports as an output serial data bit stream, comprising a transmit register (58) common to the plurality of ports which receives every predetermined time intervals, a number M of bits from the ports, and control devices, each one being associated with each port, and including a clock circuit (40) which determines the bit rate at which are received the input data bits by the associated port and an aggregate register 56 which is loaded with the bits received from said port; said system being characterized in that each control device associated with a port comprises: a mask register (42) loaded by a N-bit mask word wherein bits of a first polarity indicate which locations of said aggregate register are to be loaded with the input data bits received by the associated port; and a scan counter (46) which starts being incremented at a frequency much higher than the highest bit rate at which can be output data bits allocated to a port at every transition of a given polarity of said clock circuit, until the mask bit corresponding to the scan counter contents is a bit of the first polarity, whereby the corresponding location of said aggregate register is loaded with the bit received at this time by the associated port.

Claim 8

Data multiplexing system for multiplexing the data bits received from a plurality of input ports as an output serial data bit stream, comprising a transmit register (58) common to the plurality of ports which receives every predetermined time intervals, a number M of bits from the ports, and control devices, each one being associated with each port, and including a clock circuit (40) which determines the bit rate at which are received the input data bits by the associated port and an aggregate register 56 which is loaded with the bits received from said port; said system being characterized in that each control device associated with a port comprises: a mask register (42) loaded by a N-bit mask word wherein bits of a first polarity indicate which locations of said aggregate register are to be loaded with the input data bits received by the associated port; and a scan counter (46) which starts being incremented at a frequency much higher than the highest bit rate at which can be output data bits allocated to a port at every transition of a given polarity of said clock circuit, until the mask bit corresponding to the scan counter contents is a bit of the first polarity, whereby the corresponding location of said aggregate register is loaded with the bit received at this time by the associated port.

Claim 9

Data multiplexing system according to claim 6 wherein said aggregate register (56) is composed of M latches for storing the Bits received during said predetermined time interval, said latches being clocked by the transition of the other polarity which follows said transition of a given polarity starting the incrementation of said scan counter (46), the latch corresponding to said mask bit of first polarity being set by said bit received at this time by the associated port.

Claim 10

Data multiplexing system according to claim 6 or 7 wherein said scan counter (46) is forced to the valve M corresponding to said number M by a pulse received by said system at the end of said predetermined time interval, said counter being then incremented to the value M+1 at which it provides a pulse enabling the contents of said aggregate register (56) to be transferred into said transmit register (58) while it is reset to zero.

Claim 11

Data multiplexing system according to claim 6 or 7 further comprising a control logic (44) which forces said scan counter (46) to the value M in response to a pulse received at the end of said predetermined time interval, starts incrementing said counter in response to said transition of given polarity from said clock (40), and stops incrementing said counter when the bit of said mask register (42) corresponding to the counter value is set to said first polarity.

Claim 12

Data multiplexing system according to claim 6 or claim 7 wherein: the data bit rate of a port is determined by multiplying the modulation rate of the system which is the number of said predetermined time intervals per second, by the number of bits of said mask register (42) set to said first polarity.