US4958277A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Queued serial peripheral interface for use in a data processing system
Assignee: NXP USA Inc
•
Filing: 1989-04-21
•
Granted: 1990-09-18
•
Expires: 2009-04-21
Abstract
Abstract A serial peripheral interface achieves compatibility with devices having previous such interfaces while singificantly reducing the amount of intervention required on the part of the controlling data processing device. Many serial transfers are written to a memory by the controlling device together with command and control information. The interface then executes the stored, or queued, transfers autonomously. Features such as programmable transfer length, programmable chip selects, an alterable queue pointer, and others contribute to the flexibility and usefulness of the interface.
Inventors
- 👤 Susan C. Hill
- 👤 Joseph Jelemensky
- 👤 Mark R. Heene
- 👤 Stanley E. Groves
- 👤 Daniel N. DeBrito
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:17
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4221; G06F13/423
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
331 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; and control means coupled to said central processing unit, said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; the serial data communication apparatus is characterized in that: said control means is further responsive to the central processing unit, while said enable bit is in said first state, to modify said queue pointer value by replacing said queue pointer value with a new queue pointer value provided by the central processing unit instead of incrementing said queue pointer value.
Claim 2
Dependent Claim
331 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; and control means coupled to said central processing unit, said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; the serial data communication apparatus is characterized in that: said control means is further responsive to the central processing unit, while said enable bit is in said first state, to modify said queue pointer value by replacing said queue pointer value with a new queue pointer value provided by the central processing unit instead of incrementing said queue pointer value.
Claim 3
Dependent Claim
34 words
A microcomputer according to claim 1 wherein the serial data communication apparatus is further characterized in that: said queue pointer value also specifies said second one of said first predetermined number of storage locations.
Claim 4
Dependent Claim
84 words
A microcomputer according to claim 1 wherein the serial data communication apparatus further comprises: select means coupled to said control means for retrieving data from said first memory at a third one of said first predetermined number of storage locations and for selecting one of said at least one other device in accordance with said retrieved data; the serial data communication apparatus is further characterized in that: said queue pointer value also specifies said third one of said first predetermined number of storage locations.
Claim 5
Dependent Claim
109 words
A microcomputer according to claim 1 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a continue bit stored in said first memory at a fourth one of said first predetermined number of storage locations by directing said select means to become inactive while said queue pointer value is being incremented and is responsive to a second state of said continue bit by directing said select means to remain active while said queue pointer value is being incremented; and said queue pointer value also specifies said fourth one of said first predetermined number of storage locations.
Claim 6
Dependent Claim
54 words
A microcomputer according to claim 1 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a value of an end queue pointer bit field stored in said second memory at a second one of said second predetermined number of locations by disabling said transfer means.
Claim 7
Dependent Claim
63 words
A microcomputer according to claim 5 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a wrap bit stored in said second memory at a third one of said second predetermined number of locations by setting said queue point value to a predetermined value instead of disabling said transfer means.
Claim 8
Dependent Claim
340 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; control means coupled to said central processing unit, said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; and select means coupled to said control means for retrieving data from said first memory at a third one of said first predetermined number of storage locations and for selecting one of said at least one other device in accordance with said retrieved data; the serial data communication apparatus is characterized in that: said queue pointer value also specifies said third one of said first predetermined number of storage locations.
Claim 9
Dependent Claim
340 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; control means coupled to said central processing unit, said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; and select means coupled to said control means for retrieving data from said first memory at a third one of said first predetermined number of storage locations and for selecting one of said at least one other device in accordance with said retrieved data; the serial data communication apparatus is characterized in that: said queue pointer value also specifies said third one of said first predetermined number of storage locations.
Claim 10
Dependent Claim
109 words
A microcomputer according to claim 7 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a continue bit stored in said first memory at a fourth one of said first predetermined number of storage locations by directing said select means to become inactive while said queue pointer value is being incremented and is responsive to a second state of said continue bit by directing said select means to remain active while said queue pointer value is being incremented; and said queue pointer value also specifies said fourth one of said first predetermined number of storage locations.
Claim 11
Dependent Claim
34 words
A microcomputer according to claim 8 wherein the serial data communication apparatus is further characterized in that: said queue pointer value also specifies said second one of said first predetermined number of storage locations.
Claim 12
Dependent Claim
75 words
A microcomputer according to claim 9 wherein the serial data communication apparatus further comprises: the serial data communication apparatus is further characterized in that: said control means is further responsive to the central processing unit, while said enable bit is in said first state, to modify said queue pointer value by replacing said queue pointer value with a new queue pointer value provided by the central processing unit instead of incrementing said queue pointer value.
Claim 13
Dependent Claim
54 words
A microcomputer according to claim 7 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a value of an end queue pointer bit field stored in said second memory at a second one of said second predetermined number of locations by disabling said transfer means.
Claim 14
Dependent Claim
63 words
A microcomputer according to claim 11 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a wrap bit stored in said second memory at a third one of said second predetermined number of locations by setting said queue pointer value to a predetermined value instead of disabling said transfer means.
Claim 15
Dependent Claim
317 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; and control means coupled to said central processing unit said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; the serial data communication apparatus is characterized in that: said control means is further responsive to a value of an end queue pointer bit field stored in said second memory at a second one of said second predetermined number of locations by disabling said transfer means.
Claim 16
Dependent Claim
317 words
A microcomputer comprising a central processing unit and a serial data communication apparatus, the serial data communication apparatus further comprising: a first memory coupled to the central processing unit, said first memory having a first predetermined number of storage locations; transfer means coupled to said first memory for executing serial data transfers between the serial data communication apparatus and at least one other device coupled thereto, the transfer means further comprising: means for retrieving data from said first memory at a first one of said first predetermined number of storage locations; means for transmitting said retrieved data to said at least one other device; means for receiving data from said at least one other device; and means for storing said received data in said first memory at a second one of said first predetermined number of storage locations; a second memory coupled to the central processing unit, said second memory having a second predetermined number of storage locations; queue pointer means coupled to said first memory means for maintaining a queue pointer value which specifies said first one of said first predetermined number of storage locations; and control means coupled to said central processing unit said transfer means, said first and second memories and said queue pointer means for responding to a first state of an enable bit stored in said second memory at a first one of said second predetermined number of storage locations by directing said transfer means to execute one of said serial data transfers and by incrementing said queue pointer value and for responding to a second state of said enable bit by disabling said transfer means; the serial data communication apparatus is characterized in that: said control means is further responsive to a value of an end queue pointer bit field stored in said second memory at a second one of said second predetermined number of locations by disabling said transfer means.
Claim 17
Dependent Claim
63 words
A microcomputer according to claim 13 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a wrap bit stored in said second memory at a third one of said second predetermined number of locations by setting said queue pointer value to a predetermined value instead of disabling said transfer means.
Claim 18
Dependent Claim
34 words
A microcomputer according to claim 14 wherein the serial data communication apparatus is further characterized in that: said queue pointer value also specifies said second one of said first predetermined number of storage locations.
Claim 19
Dependent Claim
84 words
A microcomputer according to claim 15 wherein the serial data communication apparatus further comprises: select means coupled to said control means for retrieving data from said first memory at a third one of said first predetermined number of storage locations and for selecting one of said at least one other device in accordance with said retrieved data; the serial data communication apparatus is further characterized in that: said queue pointer value also specifies said third one of said first predetermined number of storage locations.
Claim 20
Dependent Claim
109 words
A microcomputer according to claim 16 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to a first state of a continue bit stored in said first memory at a fourth one of said first predetermined number of storage locations by directing said select means to become inactive while said queue pointer value is being incremented and is responsive to a second state of said continue bit by directing said select means to remain active while said queue pointer value is being incremented; and said queue pointer value also specifies said fourth one of said first predetermined number of storage locations.
Claim 21
Dependent Claim
68 words
A microcomputer according to claim 17 wherein the serial data communication apparatus is further characterized in that: said control means is further responsive to the central processing unit, while said enable bit is in said first state, to modify said queue pointer value by replacing said queue pointer value with a new queue pointer value provided by the central processing unit instead of incrementing said queue pointer value.
References Cited (Backward Citations)
US4471457A
Cited
US4410942A
Cited
US4435762A
Cited
US4423486A
Cited
US4609995A
Cited
US4488226A
Cited
US4675812A
Cited
US4692859A
Cited
US4733366A
Cited
US4682304A
Cited
US4750109A
Cited
US4615001A
Cited
US4683530A
Cited
US4719593A
Cited
US4641276A
Cited
US4727477A
Cited
US4816996A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-09-17 | 1994-03-19 | 1994-09-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-09-17 | 1998-03-19 | 1998-09-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-09-17 | 2002-03-19 | 2002-09-18 | $7700.00 | Window Closed / Lapsed |