← Back to Patent Explorer
US4955022A Expired / Lapsed US ⏱️ 0.0 years remaining

Encoding apparatus and method for error correction

Assignee: Sony Corp
•
Filing: 1988-09-30
•
Granted: 1990-09-04
•
Expires: 2008-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An encoding apparatus and method for error correction in which encoding is performed such that information symbols are respectively included in different first and second error correction code series (C1, C2), and one block is formed by header data including at least a block address for discrimination of a block and a data portion which does not include the address and consists of main data. The first error correction code series (C1) incuding first parity data is formed for a set of symbols in which a plurality of said blocks are arrranged with respect to all of the symbols included in the blocks, and the second error correction code series (C2) including second parity data is formed with regard to a part of the header data and all the main data portion. Accordingly, a part of the main data can be recorded in a part of the header. Protection of the header can be made secure. In addition, reading address errors can be more certainly detected.

Inventors

  • 👤 Kentaro Odaka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 06:31
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1806; G11B20/1809; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B27/3036; G11B27/3063; G11B20/10527; G11B2020/10537; G11B2020/10546; G11B2220/00; G11B2220/90

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 164 words
A data encoding apparatus for error correction of the type in which encoding is performed such that information symbols are respectively included in different first and second error correction code series, and one block of data is formed by header data, including at least a block address for discrimination of a data block, and main data portion which does not include said address, said encoding apparatus comprises: (A) first means for forming said first error correction code series (C1) including first parity data for a set of symbols in which a plurality of said blocks are arranged with respect to all of the symbols included in said blocks; (B) mixing means for mixing a part of said main data into said header data; and (C) second means, connected to the first means, for forming said second error correction code series (C2) including second parity data with regard to a part of the header data in Element (B) and all of said main data portion.
Claim 2
Dependent Claim 164 words
A data encoding apparatus for error correction of the type in which encoding is performed such that information symbols are respectively included in different first and second error correction code series, and one block of data is formed by header data, including at least a block address for discrimination of a data block, and main data portion which does not include said address, said encoding apparatus comprises: (A) first means for forming said first error correction code series (C1) including first parity data for a set of symbols in which a plurality of said blocks are arranged with respect to all of the symbols included in said blocks; (B) mixing means for mixing a part of said main data into said header data; and (C) second means, connected to the first means, for forming said second error correction code series (C2) including second parity data with regard to a part of the header data in Element (B) and all of said main data portion.
Claim 3
Dependent Claim 36 words
A data encoding apparatus for error correction according to claim 1, in which said second parity data is generated with regard to a data series of a block-in address including a part of said main data.
Claim 4
Dependent Claim 23 words
A data encoding apparatus for error correction according to claim 2, in which sub-code ID data is additionally mixed into said header data.
Claim 5
Dependent Claim 29 words
A data encoding apparatus for error correction according to claim 3, in which said sub-code has a frame address indicative of a track number in which data is recorded.
Claim 6
Dependent Claim 32 words
A data encoding apparatus for error correction according to claim 4, in which said sub-code has a channel address indicative of the channel number in the track in which data is recorded.
Claim 7
Dependent Claim 28 words
A data encoding apparatus for error correction according to claim 3 in which said second parity data is gathered in a predetermined area defined by said block address.
Claim 8
Dependent Claim 31 words
A data encoding apparatus for error correction according to claim 6, in which said sub-code ID data and data of said second parity data are arranged alternately with regard to blocks.
Claim 9
Dependent Claim 35 words
A data encoding apparatus for error correction according to claim 3, in which third parity data which can be error detected independently of the main data in the blocks is added to said header data.
Claim 10
Dependent Claim 34 words
A data encoding apparatus for error correction according to claim 8, in which said third parity data is generated from the address data in said header data and said ID data for a sub-code.
Claim 11
Dependent Claim 34 words
A data encoding a for error correction according to claim 8, in which said third parity data is generated from a part of said main data in said header data and said address data.
Claim 12
Dependent Claim 154 words
A data encoding method for error correction of the type in which encoding is performed such that information symbols are respectively included in different first and second error correction code series, and one block of data is formed by header data, including at least a block address for discrimination of a data block, and a main data portion which does not include said address, said encoding method comprising the steps of: (A) forming said first error correction code series (C1) including first parity data for a set of symbols in which a plurality of said blocks are arranged with respect to all of the symbols included in said blocks; (B) mixing a part of said main data into said header data; and (C) forming said second error correction code series (C2) including second parity data with regard to a part of the header data in Step (B) and all of said main data portion.
Claim 13
Dependent Claim 154 words
A data encoding method for error correction of the type in which encoding is performed such that information symbols are respectively included in different first and second error correction code series, and one block of data is formed by header data, including at least a block address for discrimination of a data block, and a main data portion which does not include said address, said encoding method comprising the steps of: (A) forming said first error correction code series (C1) including first parity data for a set of symbols in which a plurality of said blocks are arranged with respect to all of the symbols included in said blocks; (B) mixing a part of said main data into said header data; and (C) forming said second error correction code series (C2) including second parity data with regard to a part of the header data in Step (B) and all of said main data portion.
Claim 14
Dependent Claim 36 words
A data encoding method for error correction according to claim 11, in which said second parity data is generated with regard to a data series of a block-in address including a part of said main data.
Claim 15
Dependent Claim 25 words
A data encoding method for error correction according to claim 12, further comprising the step of additionally mixing sub-code ID data into said header data.
Claim 16
Dependent Claim 29 words
A data encoding method for error correction according to claim 13, in which said sub-code has a frame address indicative of a track number in which data is recorded.
Claim 17
Dependent Claim 32 words
A data encoding method for error correction according to claim 14, in which said sub-code has a channel address indicative of the channel number in the track in which data is recorded.
Claim 18
Dependent Claim 30 words
A data encoding method for error correction according to claim 13, further comprising the step of gathering said second parity data in a predetermined area defined by said block address.
Claim 19
Dependent Claim 34 words
A data encoding method for error correction according to claim 16, further comprising the step of arranging said sub-code ID data and data of said second parity data alternately with regard to the blocks.
Claim 20
Dependent Claim 38 words
A data encoding method for error correction according to claim 13, further comprising the step of adding to said header data a third parity data which can be error detected independently of the main data in the blocks.
Claim 21
Dependent Claim 36 words
A data encoding method for error correction according to claim 8, further comprising the step of generating said third parity data from the address data in said header data and said ID data for the sub-code.
Claim 22
Dependent Claim 36 words
A data en method for error correction according to claim 19, further comprising the step of generating said third parity data from a part of said main data in said header data and said address data.

References Cited (Backward Citations)

US4551771A Cited
US4562578A Cited
US4630272A Cited
US4682332A Cited
US4750178A Cited
US4712215A Cited
US4802169A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-09-03 1994-03-05 1994-09-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-09-03 1998-03-05 1998-09-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-09-03 2002-03-05 2002-09-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag