US4682332A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for recording digital signals
Assignee: Hitachi Ltd
•
Filing: 1985-01-24
•
Granted: 1987-07-21
•
Expires: 2005-01-24
Abstract
Abstract Error detection/correction codes appended to a recording signal for a PCM recorder are so arranged as to ensure detection and/or correction of a dropout or error of a data block address in the reproduction of the recording signal. In recording digital signals on a recording medium, the digital signals are formatted in n-word blocks, each block further including a sync signal for providing a reference timing for the reproduction of the signal, control data related to the digital signals, a data block address for identifying the block of n-words, an error detection code for detecting an error in the control data and the block address, and an error detection/correction code for error detection and/or correction for the block address and the n-words. A recording system includes an error detection/correction code generating circuit which generates error detection/correction codes using a Reed Solomon code or b-adjacent code. The generated error detection/correction codes are combined by a multiplexer so that a recording signal is arranged, and recorded on the recording medium.
Inventors
- 👤 Hiroo Okamoto
- 👤 Masaharu Kobayashi
- 👤 Takaharu Noguchi
- 👤 Takao Arai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 02:03
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1806; G11B20/1809
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
169 words
A method of recording digital signals which are divided into blocks each having n digital signals (where n is a positive integer), a synchronizing signal providing a reference timing for reproduction, a control signal related to said digital signals, an identification signal for identifying the address of a block, an error detection code for detecting an error in said control signal and said identification signal, and an error detection and correction code for detecting and/or correcting an error in said n digital signals and said identification signal, said method comprising the steps of: generating a first error detection code by performing an algebraic operation on said control signal and said identification signal in each block; generating a second error detection and correction code by performing an algebraic operation on said digital signals and said identification signal in each block; and combining said generated first error detection code and said generated second error detection and correction code together with the remaining signal in said block to form a recording block.
Claim 2
Independent Claim
169 words
A method of recording digital signals which are divided into blocks each having n digital signals (where n is a positive integer), a synchronizing signal providing a reference timing for reproduction, a control signal related to said digital signals, an identification signal for identifying the address of a block, an error detection code for detecting an error in said control signal and said identification signal, and an error detection and correction code for detecting and/or correcting an error in said n digital signals and said identification signal, said method comprising the steps of: generating a first error detection code by performing an algebraic operation on said control signal and said identification signal in each block; generating a second error detection and correction code by performing an algebraic operation on said digital signals and said identification signal in each block; and combining said generated first error detection code and said generated second error detection and correction code together with the remaining signal in said block to form a recording block.
Claim 3
Dependent Claim
49 words
A digital signal recording method according to claim 1, wherein said first error detection code is obtained through modulo-2 addition of said control signal and said identification signal, and wherein said second error detection and correction code for said n digital signals is a Reed-Solomon code or b-adjacent code.
Claim 4
Independent Claim
182 words
A method of processing digital signals to be recorded comprises the steps of: (a) partitioning said digital signals into blocks of n data words (n is a positive integer), and appending at the beginning of each block a synchronizing signal for providing a reference timing for a reproduction operation, a control signal representing control data related to said digital signals, and a block address signal for identifying the address of a block; (b) extracting an error detection parity word by performing an algebraic operation on said control signal and said block address signal, and arranging said parity word successively to said block address signal; and (c) extracting error detection and correction code words for detecting and/or correcting at least an error word in said data words by performing an algebraic operation on said block address signal and said n data words in each block, and appending said extracted error detection and correction code words to said n data words, whereby the error detection word for the block address signal of each block is repeatedly added without increasing the number of detection words.
Claim 5
Independent Claim
182 words
A method of processing digital signals to be recorded comprises the steps of: (a) partitioning said digital signals into blocks of n data words (n is a positive integer), and appending at the beginning of each block a synchronizing signal for providing a reference timing for a reproduction operation, a control signal representing control data related to said digital signals, and a block address signal for identifying the address of a block; (b) extracting an error detection parity word by performing an algebraic operation on said control signal and said block address signal, and arranging said parity word successively to said block address signal; and (c) extracting error detection and correction code words for detecting and/or correcting at least an error word in said data words by performing an algebraic operation on said block address signal and said n data words in each block, and appending said extracted error detection and correction code words to said n data words, whereby the error detection word for the block address signal of each block is repeatedly added without increasing the number of detection words.
Claim 6
Dependent Claim
22 words
A digital signal processing method according to claim 3, wherein said data blocks are recorded sequentially on separate tracks or same tracks.
Claim 7
Independent Claim
249 words
An apparatus for recording digital signals comprising: (a) a random access memory (RAM) for storing input digital signals; (b) address control means for controlling read and write operations of said RAM to divide said input digital signals into blocks of data words, and for generating a block address for identifying a respective one of said blocks in response to the reading of said RAM; (c) synchronizing signal generating means for generating a synchronizing signal appended at the beginning of each block for providing a reference timing for reproduction; (d) control data generating means for generating control data related to said input digital signals; (e) error detection word generating means for generating an error detection parity word for each block address and each control data by algebraic operation on a block address from said address control means and control data from said control data generating means; (f) error detection and correction word generating means for generating error detection and correction words for detecting and/or correcting errors in data words and a block address of each block by algebraic operation on the data word from said RAM and the block address from said address control means; and (g) multiplexer means or sequentially selecting and combining the outputs of said synchronizing signal generating means, said control data generating means, said address control means, said error detection word generating means, said RAM, and said error detection and correction word generating means, so as to arrange a respective data block for a record output.
Claim 8
Independent Claim
249 words
An apparatus for recording digital signals comprising: (a) a random access memory (RAM) for storing input digital signals; (b) address control means for controlling read and write operations of said RAM to divide said input digital signals into blocks of data words, and for generating a block address for identifying a respective one of said blocks in response to the reading of said RAM; (c) synchronizing signal generating means for generating a synchronizing signal appended at the beginning of each block for providing a reference timing for reproduction; (d) control data generating means for generating control data related to said input digital signals; (e) error detection word generating means for generating an error detection parity word for each block address and each control data by algebraic operation on a block address from said address control means and control data from said control data generating means; (f) error detection and correction word generating means for generating error detection and correction words for detecting and/or correcting errors in data words and a block address of each block by algebraic operation on the data word from said RAM and the block address from said address control means; and (g) multiplexer means or sequentially selecting and combining the outputs of said synchronizing signal generating means, said control data generating means, said address control means, said error detection word generating means, said RAM, and said error detection and correction word generating means, so as to arrange a respective data block for a record output.
Claim 9
Dependent Claim
41 words
A digital signal recording apparatus according to claim 5 comprising means including a modulation circuit and a recording head for modulating signals of a data block provided by said multiplexer means and for recording the modulated signal on a recording medium.
Claim 10
Dependent Claim
28 words
A digital signal recording apparatus according to claim 6, wherein said recording medium comprises a magnetic tape, and said recording head comprises a multi-track head or rotary head.
References Cited (Backward Citations)
US3753228A
Cited
US4208650A
Cited
US4282551A
Cited
US4453250A
Cited
US4447902A
Cited
US4516163A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-20 | 1991-01-19 | 1991-07-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-20 | 1995-01-19 | 1995-07-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-20 | 1999-01-19 | 1999-07-21 | $7700.00 | Window Closed / Lapsed |