US4954865A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuits
Assignee: STMicroelectronics NV
•
Filing: 1989-05-05
•
Granted: 1990-09-04
•
Expires: 2009-05-05
Abstract
Abstract An integrated circuit structure has a number of device areas each of which is configurable in a subsequent customizing process as a field effect transistor, a bipolar transistor or as a pair of those devices. Configuration of the structure is determined by correspondingly selective etching of a polysilicon layer disposed on the structure.
Inventors
- 👤 George H. S. Rokos
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 23:49
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; Y; Y10; Y10S; Y10S438/00; Y10S438/98
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
235 words
An integrated circuit structure adapted to provide a desired circuit function having a structure forming an element of any array of similar structures, the structure comprising a silicon semiconductor p - -type substrate, an n - -type epitaxial layer disposed on a major surface of the substrate, an n + -type layer disposed between the epitaxial layer and the substrate and providing a burried layer below the epitaxial layer, an n + -type sinker extending from the free surface of the epitaxial layer through that layer and providing electrical contact to the buried layer, a region of p - -type material formed in the free surface of the epitaxial layer and spaced from said sinker, an insulating layer extending over the free surface of the epitaxial layer and having first and second openings in register with the p - -type region and the sinker respectively, and a layer of polycrystalline silicon (polysilicon) applied to the surface of the structure and contacting the sinker via said openings, the structure being such that it is configurable by subsequent patterning of the polysilicon layer to define a polysilicon emitter body over the p - -type region and a gate electrode on the oxide layer in a region between the emitter body and the sinker, said emitter body and gate electrode providing ion implementation masks for the fabrication of a polysilicon emitter transistor and a field effect transistor respectively.
Claim 2
Dependent Claim
235 words
An integrated circuit structure adapted to provide a desired circuit function having a structure forming an element of any array of similar structures, the structure comprising a silicon semiconductor p - -type substrate, an n - -type epitaxial layer disposed on a major surface of the substrate, an n + -type layer disposed between the epitaxial layer and the substrate and providing a burried layer below the epitaxial layer, an n + -type sinker extending from the free surface of the epitaxial layer through that layer and providing electrical contact to the buried layer, a region of p - -type material formed in the free surface of the epitaxial layer and spaced from said sinker, an insulating layer extending over the free surface of the epitaxial layer and having first and second openings in register with the p - -type region and the sinker respectively, and a layer of polycrystalline silicon (polysilicon) applied to the surface of the structure and contacting the sinker via said openings, the structure being such that it is configurable by subsequent patterning of the polysilicon layer to define a polysilicon emitter body over the p - -type region and a gate electrode on the oxide layer in a region between the emitter body and the sinker, said emitter body and gate electrode providing ion implementation masks for the fabrication of a polysilicon emitter transistor and a field effect transistor respectively.
Claim 3
Dependent Claim
39 words
An integrated circuit structure as claimed in claim 1, wherein the emitter body provides a mask for the ion implementation of a p + -type dopant into said p - -type region whereby to provide a bipolar base region.
References Cited (Backward Citations)
JPS5599763A
Cited
US4375999A
Cited
EP0052450A1
Cited
US4489341A
Cited
JPS59161059A
Cited
JPS6015961A
Cited
JPS61194874A
Cited
GB2173638A
Cited
US4916517A
Cited
US4825274A
Cited
US4739386A
Cited
JPS62221146A
Cited
US4782030A
Cited
JPS6337659A
Cited
US4753709A
Cited
US4835580A
Cited
US4829015A
Cited
US4879255A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-09-03 | 1994-03-05 | 1994-09-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-09-03 | 1998-03-05 | 1998-09-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-09-03 | 2002-03-05 | 2002-09-04 | $7700.00 | Window Closed / Lapsed |