Patent US4953182A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4953182A Expired / Lapsed US ⏱️ 0.0 years remaining

Gain and phase correction in a dual branch receiver

Assignee: NXP BV
•
Filing: 1988-09-06
•
Granted: 1990-08-28
•
Expires: 2008-09-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dual branch receiver consists of first and second branches (12, 14) respectively comprising first and third mixers (16, 20) and second and fourth mixers (17, 21). An input terminal (10) for a signal having a carrier frequency (ω c ) is connected to the first and second paths. A first local oscillator frequency (ω o ) is supplied in quadrature to the first and second mixers (16, 17), where ω c -ω o =Δω and Δω is of the order of 2π×100 radians/sec. A second local oscillator (30) frequency is supplied in quadrature to the third and fourth mixers (20, 21). An output signal is derived by connecting a sum circuit (22) and a difference circuit (24) to the first and second branches. The outputs of the sum and difference circuits (22, 24) are also used to provide gain and phase correction signals. It has been found that if the correction signals are based on signals centered on 2Δω then they are substantially free of ripple. The gain correction is derived by mixing the 2Δω signals derived by multiplying difference by difference (or sum by sum) with the 2Δω signals derived by multiplying sum by difference and low pass filtering. The phase correction is derived by mixing a 90° phase shifted difference signal with the sum signal (or vice versa) and deriving the 2Δω signals which are mixed with 2Δω signals derived by multiplying the difference by difference (or sum by sum) and low pass filtering.

Inventors

  • 👤 Kah-Seng Chung

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 16:27
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H03; H03D; H03D7/00; H03D7/16; H03D7/165; H03D7/166; H03D1/00; H03D1/22; H03D1/2245; H03D1/2254; H04B1/30; H04B1/302; H03D2200/00; H03D2200/0001; H03D2200/0025; H03D2200/0029; H03D7/161

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 250 words
A dual branch receiver comprising: a signal input terminal for an input signal having a carrier frequency (ω c ), a first branch including first and third mixers, a second branch including second and fourth mixers, two arithmetic combiners for combining signals from said branches to provide respective first and second combiner outputs, the first and second mixers each having a signal input coupled through a respective input signal path to the signal input, a first local oscillator for producing a local oscillator signal (ω o ) couples through respective oscillator signal paths to the first and second mixers, a first 90° phase shifter provided in one of the signal paths to the second mixer, the third and fourth mixers being coupled to the first and second mixers, respectively, for receiving a down converted signal therefrom, a second local oscillator coupled to the third mixer and coupled through a quadrature phase shifter to the fourth mixer, one of said arithmetic combiners being a summing means for obtaining the sum of the signals at the outputs of the third and fourth mixers, the other of said arithmetic combiners being a differencing means for obtaining the difference between the signals at the outputs of the third and fourth mixers, and means for correcting gain and phase errors in said branches, said correcting means being coupled to the summing and differencing means for transforming the outputs thereof to produce signals having terms centered on 2Δω, where Δω equals (ω o -ω c ).
Claim 2
Dependent Claim 250 words
A dual branch receiver comprising: a signal input terminal for an input signal having a carrier frequency (ω c ), a first branch including first and third mixers, a second branch including second and fourth mixers, two arithmetic combiners for combining signals from said branches to provide respective first and second combiner outputs, the first and second mixers each having a signal input coupled through a respective input signal path to the signal input, a first local oscillator for producing a local oscillator signal (ω o ) couples through respective oscillator signal paths to the first and second mixers, a first 90° phase shifter provided in one of the signal paths to the second mixer, the third and fourth mixers being coupled to the first and second mixers, respectively, for receiving a down converted signal therefrom, a second local oscillator coupled to the third mixer and coupled through a quadrature phase shifter to the fourth mixer, one of said arithmetic combiners being a summing means for obtaining the sum of the signals at the outputs of the third and fourth mixers, the other of said arithmetic combiners being a differencing means for obtaining the difference between the signals at the outputs of the third and fourth mixers, and means for correcting gain and phase errors in said branches, said correcting means being coupled to the summing and differencing means for transforming the outputs thereof to produce signals having terms centered on 2Δω, where Δω equals (ω o -ω c ).
Claim 3
Dependent Claim 191 words
A receiver as claimed in claim 1, characterized in that the correction means comprises: first means for multiplying one of said combiner outputs by itself to form a first product, first filtering means for deriving terms centered on 2Δω in said first product, second means for multiplying the difference signal by the sum signal to form a second product, second filtering means or deriving terms centered on 2Δω in said second product, third means for multiplying together the terms centered on 2Δω in said first and second products to produce a third product which provides, after low pass filtering, a signal for use in gain correction, another phase shifter for phase shifting by 90° said first combiner output, fourth means for multiplying the 90° phase shifted version of said first combiner output with the second combiner output to form a fourth product, third filtering means for deriving terms centered on 2Δω in said fourth product, and fifth multiplying means for multiplying together the terms centered on 2Δω in the first and fourth products to form a fifth product which, after low pass filtering, constitutes a signal for use in phase correction.
Claim 4
Dependent Claim 47 words
A receiver as claimed in claim 2, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.
Claim 5
Dependent Claim 25 words
A receiver as claimed in claim 2, characterized in that the quadrature phase shifter has a control input connected to receive the phase correction signal.
Claim 6
Dependent Claim 44 words
A receiver as claimed in claim 2, further comprising a fixed gain amplifier in one of the branches and an adjustable gain amplifier in the other of the branches, the adjustable gain amplifier having a control input connected to receive the gain correction signal.
Claim 7
Dependent Claim 47 words
A receiver as claimed in claim 5, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.
Claim 8
Dependent Claim 20 words
A receiver as claimed in claim 2, characterized in that the another phase shifter comprises a wideband phase locked loop.
Claim 9
Dependent Claim 44 words
A receiver as claimed in claim 7, further comprising a fixed gain amplifier in one of the paths and an adjustable gain amplifier in the other of the paths, the adjustable gain amplifier having a control input connected to receive the gain correction signal.
Claim 10
Dependent Claim 47 words
A receiver as claimed in claim 7, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.
Claim 11
Dependent Claim 31 words
A receiver as claimed in claim 2, characterised in that the first, second and third filtering means each comprise a high pass filter connected in series with a low pass filter.
Claim 12
Dependent Claim 47 words
A receiver as claimed in claim 10, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.
Claim 13
Dependent Claim 25 words
A receiver as claimed in claim 10, characterised in that the quadrature phase shifter has a control input connected to receive the phase correction signal.
Claim 14
Dependent Claim 44 words
A receiver as claimed in claim 10, further comprising a fixed gain amplifier in one of the branches and an adjustable gain amplifier in the other of the branches, the adjustable gain amplifier having a control input connected to receive the gain correction signal.
Claim 15
Dependent Claim 20 words
A receiver as claimed in claim 10, characterised in that the another phase shifter comprises a wideband phase locked loop.
Claim 16
Dependent Claim 44 words
A receiver as claimed in claim 14, further comprising a fixed gain amplifier in one of the branches and an adjustable gain amplifier in the other of the branches, the adjustable gain amplifier having a control input connected to receive the gain correction signal.
Claim 17
Dependent Claim 18 words
A receiver as claimed in claim 4, wherein the wideband phase locked loop also functions as a demodulator.
Claim 18
Dependent Claim 44 words
A receiver as claimed in claim 16, further comprising a fixed gain amplifier in one of the branches and an adjustable gain amplifier in the other of the branches, the adjustable gain amplifier having a control input connected to receive the gain correction signal.
Claim 19
Dependent Claim 24 words
A receiver as claimed in claim 17, characterised in that the quadrature phase shifter has control input connected to receive the phase correction signal.
Claim 20
Dependent Claim 47 words
A receiver as claimed in claim 18, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.
Claim 21
Dependent Claim 47 words
A receiver as claimed in claim 17, further comprising another adjustable gain amplifier coupled between the differencing circuit and the first multiplying means, a low pass filter connected to the output of the first multiplying means and to a control input of the another adjustable gain amplifier.

References Cited (Backward Citations)

US4476585A Cited
US4574246A Cited
US4584710A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-27 1994-02-26 1994-08-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-27 1998-02-26 1998-08-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-27 2002-02-26 2002-08-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag