§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4952796A Expired / Lapsed US ⏱️ 0.0 years remaining

Light detection circuit having a junction reverse-biased by a current generator

Assignee: STMicroelectronics SA
•
Filing: 1988-08-23
•
Granted: 1990-08-28
•
Expires: 2008-08-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a semi-conducting integrated circuit, there is made a light detection circuit, the output signal of which can be used to counter manipulations by dishonest persons who undertake a decapsulation or a removal from the card when the integrated circuit is inserted in a bank type card, or even a depassivation of the upper protective layer of this integrated circuit, in order to reveal the secret functioning of the circuit or to modify its characteristics. The detector comprises a current generator delivering a current of limited intensity which flows into a reversed biased electronic junction. When the junction is subjected to light, the reverse current that can be allowed into the junction increases. Since the current generator is not capable of putting through stronger current, the voltage at the terminals of the junction drops. This drop in voltage is used as information that reveals the illumination.

Inventors

  • 👤 Serge Fruhauf
  • 👤 Laurent Sourgen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 12:04
CPC Classifications
G; G07; G07F; G07F7/00; G07F7/08; G07F7/10; G07F7/1008; G06; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/073; G06K19/07309; G06K19/07372; G06Q; G06Q20/00; G06Q20/30; G06Q20/34; G06Q20/341; G07F7/0806; G07F7/0813; G07F7/082; H; H10; H10F; H10F39/00; H10F39/10; H10F39/103; H10F77/00; H10F77/95; H10F77/953; H10W; H10W42/00; H10W42/40; H10W42/405

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 58 words
A light detection circuit comprising a junction that is to receive light to be detected, said junction being reverse biased by a current generator, wherein said current generator comprises a transistor biased at said transistor conduction limit to deliver a current of limited intensity to said junction, whereby the voltage across said junction varies according to light intensity.
Claim 2
Dependent Claim 58 words
A light detection circuit comprising a junction that is to receive light to be detected, said junction being reverse biased by a current generator, wherein said current generator comprises a transistor biased at said transistor conduction limit to deliver a current of limited intensity to said junction, whereby the voltage across said junction varies according to light intensity.
Claim 3
Dependent Claim 14 words
A circuit according to claim 1 wherein the junction is contained in a diode.
Claim 4
Dependent Claim 14 words
A circuit according to claim 1 wherein the junction is contained in a transistor.
Claim 5
Dependent Claim 31 words
A circuit according to any of the claims 1 or 3, integrated in a semi-conducting substrate of an electronic integrated circuit to protect said electronic integrated circuit from exposure to light.
Claim 6
Dependent Claim 18 words
A circuit according to any of the claims 1 to 3 wherein the junction is of the N-P-type.
Claim 7
Dependent Claim 21 words
A circuit according to claim 5 wherein the N-P- junction is formed by an N- pad in a P- semi-conducting substrate.
Claim 8
Dependent Claim 76 words
A circuit according to any of the claims 1 to 3, comprising a re-shaping circuit comprising at least two bi-stable inverters in series, a first disymetrical bi-stable inverter with an input connected to a terminal of the junction, to detect by flip-over, an exposure of said light detection circuit to light, and a second inverter with an input connected to an output of the first inverter, to amplify the flip-over signal given by the first inverter.

References Cited (Backward Citations)

FR2130399A1 Cited
US3993569A Cited
FR2346697A1 Cited
US4085411A Cited
FR2370268A1 Cited
US4282429A Cited
US4454416A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-27 1994-02-26 1994-08-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-27 1998-02-26 1998-08-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-27 2002-02-26 2002-08-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag