Patent US4949052A successfully refreshed from Google Patents.
US4949052A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock signal generator having back-up oscillator substitution
Assignee: Mitsuba Corp
•
Filing: 1989-03-15
•
Granted: 1990-08-14
•
Expires: 2009-03-15
Abstract
Abstract A clock signal generator comprising a first oscillator which normally supplies clock pulses to the output of the clock signal generator, a first counter for counting the pulses generated from the first oscillator and producing a carry signal after counting n1 pulses generated from the first oscillator, a second oscillator for producing clock pulses for possible back-up purpose, a second counter for counting the pulses generated from the second oscillator and adapted to produce a carry signal after counting n2 pulses generated from the second oscillator and to be reset by the carry signal from the first counter, n2 being larger than n1, and a control circuit which blocks the output from the second oscillator as long as no carry signal is supplied thereto from the second oscillator. Therefore, should the first oscillator fail to produce period pulses, the second counter is not reset any more and the control circuit stops blocking the pulses from the second oscillator and forwards them to the output of the clock signal generator. Thus, the clock signal generator can continue to supply clock pulses even when one of its oscillators should fail to operate properly, and the reliability of the clock signal generator is improved.
Inventors
- 👤 Kazumasa Chigira
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 14:25
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1604; G06F11/20
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
152 words
A clock signal generator, comprising: a first oscillator for producing periodic pulses; a second oscillator for producing periodic pulses; detecting means for detecting the failure of said first oscillator to produce periodic pulses; and control means for outputting the periodic pulses generated from said first oscillator when said detecting means does not detect the failure of said first oscillator to produce periodic pulses, and outputting the periodic pulses produced from said second oscillator when said detecting means detects the failure of said first oscillator to produce periodic pulses; wherein said detecting means comprises: counting means for counting the periodic pulses produced from said second oscillator and producing a carry signal after counting n number of pulses, n being an integer greater than one; and means for resetting said counting means before said counting means counts to n as long as said detecting means does not detect said failure of said first oscillator.
Claim 2
Dependent Claim
152 words
A clock signal generator, comprising: a first oscillator for producing periodic pulses; a second oscillator for producing periodic pulses; detecting means for detecting the failure of said first oscillator to produce periodic pulses; and control means for outputting the periodic pulses generated from said first oscillator when said detecting means does not detect the failure of said first oscillator to produce periodic pulses, and outputting the periodic pulses produced from said second oscillator when said detecting means detects the failure of said first oscillator to produce periodic pulses; wherein said detecting means comprises: counting means for counting the periodic pulses produced from said second oscillator and producing a carry signal after counting n number of pulses, n being an integer greater than one; and means for resetting said counting means before said counting means counts to n as long as said detecting means does not detect said failure of said first oscillator.
Claim 3
Dependent Claim
196 words
A clock signal generator, comprising: a first oscillator for producing periodic pulses; a second oscillator for producing periodic pulses; detecting means for detecting the failure of said first oscillator to produce periodic pulses; and control means for outputting the periodic pulses generated from said first oscillator when said detecting means does not detect the failure of said first oscillator to produce periodic pulses, and outputting the periodic pulses produced from said second oscillator when said detecting means detects the failure of said first oscillator to produce periodic pulses, wherein said detecting means comprises first counting means for counting the periodic pulses produced from said first oscillator and producing a carry signal after counting n1 number of pulses, and second counting means for counting the periodic pulses produced from said second oscillator and producing a carry signal after counting n2 number of pulses; and said second counting means is adapted to be reset by said carry signal of said first counting means, n2 being larger than n1 and said control means being adapted to output the periodic pulses from said second oscillator when said carry signal from said second counting means is supplied to said control means.
Claim 4
Dependent Claim
196 words
A clock signal generator, comprising: a first oscillator for producing periodic pulses; a second oscillator for producing periodic pulses; detecting means for detecting the failure of said first oscillator to produce periodic pulses; and control means for outputting the periodic pulses generated from said first oscillator when said detecting means does not detect the failure of said first oscillator to produce periodic pulses, and outputting the periodic pulses produced from said second oscillator when said detecting means detects the failure of said first oscillator to produce periodic pulses, wherein said detecting means comprises first counting means for counting the periodic pulses produced from said first oscillator and producing a carry signal after counting n1 number of pulses, and second counting means for counting the periodic pulses produced from said second oscillator and producing a carry signal after counting n2 number of pulses; and said second counting means is adapted to be reset by said carry signal of said first counting means, n2 being larger than n1 and said control means being adapted to output the periodic pulses from said second oscillator when said carry signal from said second counting means is supplied to said control means.
Claim 5
Dependent Claim
93 words
A clock signal generator as defined in claim 2, wherein said control means is adapted to continue to output the periodic pulses from said second oscillator once said control means has received said carry signal from said second counting means even after said first oscillator has resumed to produce periodic pulses; and is provided with power-on reset means which is activated when electric power to said clock signal generator is turned on to cause said control means to output the pulses from said first oscillator if said first oscillator is producing periodic pulses.
Claim 6
Dependent Claim
57 words
A clock signal generator as defined in claim 3, wherein said detecting means comprises a D-type flip-flop circuit having an input terminal D constantly pulled up to a high level, a clock input terminal T adapted to receive said carry signal from said second counting means, and a reset terminal R connected to said power-on reset means.
Claim 7
Dependent Claim
47 words
A clock signal generator as defined in claim 2, wherein said detecting means comprises a D-type flip-flop circuit having an input terminal D constantly pulled up to a high level, and a clock input terminal T adapted to receive said carry signal from said second counting means.
Claim 8
Dependent Claim
83 words
A clock signal generator as defined in claim 5, wherein said control means comprises an AND gate having a first input connected to the output of said second oscillator and a second input connected to the output terminal Q of said flip-flop circuit, and an exclusive OR gate having a first input connected to the output of said AND gate, a second input connected to the output of said first oscillator, and an output serving as the output of said clock signal generator.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-13 | 1994-02-12 | 1994-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-13 | 1998-02-12 | 1998-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-13 | 2002-02-12 | 2002-08-14 | $7700.00 | Window Closed / Lapsed |