US4948747A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making an integrated circuit resistor
Assignee: Motorola Solutions Inc
•
Filing: 1989-12-18
•
Granted: 1990-08-14
•
Expires: 2009-12-18
Abstract
Abstract A process for fabricating an integrated circuit resistor is disclosed. In accordance with one embodiment of that invention a first thin layer of silicon is deposited to overlay a semiconductor substrate. That thin layer of silicon is doped to a predetermined level to establish the proper conductivity desired for the integrated circuit resistor being formed. The first layer of silicon is patterned to form a first resistor layer and a second interconnect area with the two areas being in contact. A layer of insulating material is formed over the resistor area to mask the resistor area from subsequent processing steps. A second layer of silicon is deposited by a process of selective deposition onto the exposed interconnect areas of the first thin layer of silicon and that selectively deposited silicon is heavily doped with conductivity determining impurity material to reduce the resistivity thereof.
Inventors
- 👤 James R. Pfiester
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 03:33
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10B; H10B10/00; H10B10/15
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
129 words
A process for fabricating a resistor in a semiconductor integrated circuit comprising the steps of: providing a semiconductor substrate; depositing a first thin layer of silicon overlaying said substrate; providing a predetermined level of conductivity determining dopant impurity in said first thin layer of silicon; patterning said first thin layer of silicon to form a first resistor area and a second interconnect area, said first and second areas being in contact; depositing a layer of insulating material overlaying said substrate and said first and second areas; patterning said layer of insulating material to expose said second interconnect area; depositing by selective deposition a second layer of silicon onto said exposed second interconnect area; and providing a predetermined level of conductivity determining dopant impurity in said second layer of silicon.
Claim 2
Dependent Claim
129 words
A process for fabricating a resistor in a semiconductor integrated circuit comprising the steps of: providing a semiconductor substrate; depositing a first thin layer of silicon overlaying said substrate; providing a predetermined level of conductivity determining dopant impurity in said first thin layer of silicon; patterning said first thin layer of silicon to form a first resistor area and a second interconnect area, said first and second areas being in contact; depositing a layer of insulating material overlaying said substrate and said first and second areas; patterning said layer of insulating material to expose said second interconnect area; depositing by selective deposition a second layer of silicon onto said exposed second interconnect area; and providing a predetermined level of conductivity determining dopant impurity in said second layer of silicon.
Claim 3
Dependent Claim
40 words
The process of claim 1 wherein said step of providing a predetermined level of conductivity determining dopant impurity in said first thin layer of silicon comprises a doping step selected from insitu doping during deposition, ion implantation, and thermal diffusion.
Claim 4
Dependent Claim
39 words
The process of claim 1 wherein said step of providing a predetermined level of conductivity determining dopant impurity in said second layer of silicon comprises a doping step selected from insitu doping during deposition, ion implantation, and thermal diffusion.
Claim 5
Dependent Claim
23 words
The process of claim 1 further comprising the step of forming a layer of a metal silicide on said second layer of silicon.
Claim 6
Dependent Claim
20 words
The process of claim 1 further comprising the step of providing a metal contact to said second layer of silicon.
Claim 7
Dependent Claim
21 words
The process of claim 1 wherein said second layer of silicon has a thickness greater than said first layer of silicon.
Claim 8
Dependent Claim
139 words
A process for fabricating a semiconductor device comprising the steps of: providing a semiconductor substrate having a surface and a device region formed at said surface; forming a first insulating layer overlaying said surface and having an opening therethrough exposing said device region; depositing a first layer of silicon overlaying said first insulating layer, extending into said opening to contact said device region, and having a first predetermined doping concentration; patterning said first layer of silicon to define a first resistor portion and a second interconnect portion; forming a second insulating layer overlaying said first and second portions; patterning said second insulating layer to expose said second portion; depositing by selective deposition a second layer of silicon overlaying said exposed second portions; doping said second layer of silicon; and forming a metal silicide contacting said second layer of silicon.
Claim 9
Dependent Claim
139 words
A process for fabricating a semiconductor device comprising the steps of: providing a semiconductor substrate having a surface and a device region formed at said surface; forming a first insulating layer overlaying said surface and having an opening therethrough exposing said device region; depositing a first layer of silicon overlaying said first insulating layer, extending into said opening to contact said device region, and having a first predetermined doping concentration; patterning said first layer of silicon to define a first resistor portion and a second interconnect portion; forming a second insulating layer overlaying said first and second portions; patterning said second insulating layer to expose said second portion; depositing by selective deposition a second layer of silicon overlaying said exposed second portions; doping said second layer of silicon; and forming a metal silicide contacting said second layer of silicon.
Claim 10
Dependent Claim
26 words
The process of claim 7 wherein said step of doping said second layer comprises doping to a second concentration greater than said first predetermined doping concentration.
Claim 11
Dependent Claim
42 words
The process of claim 7 wherein said step of depositing a first layer of silicon provides a first layer of first thickness and said step of selective deposition provides a second layer of silicon of second thickness greater than said first thickness.
Claim 12
Dependent Claim
20 words
The process of claim 7 further comprising the step of contacting said second layer with a deposited layer of metallization.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-13 | 1994-02-12 | 1994-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-13 | 1998-02-12 | 1998-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-13 | 2002-02-12 | 2002-08-14 | $7700.00 | Window Closed / Lapsed |