US4948744A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process of fabricating a MISFET
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1989-11-01
•
Granted: 1990-08-14
•
Expires: 2009-11-01
Abstract
Abstract In a process of fabricating a MISFET of the LDD structure, a gate insulation film is formed on a semiconductor substrate or a semiconductor thin film. A gate electrode is formed on the gate insulation film, and lightly-doped regions are formed in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask. Next, a CVD oxide film containing an impurity is unselectively deposited, sidewalls are formed along the edges of the gate electrodes by anisotropic etching, and heavily-doped source and drain regions are formed in the semiconductor substrate or the semiconductor thin film by ion implanation using the gate electrode and the sidewalls as a mask.
Inventors
- 👤 Akio Kita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:21
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; Y; Y10; Y10S; Y10S148/00; Y10S148/106; Y10S148/118; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
344 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, said semiconductor substrate or thin film having a surface; (b) forming a gate insulation film on the surface of said semiconductor substrate or semiconductor thin film; (c) forming a gate electrode on the gate insulation film; (d) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (e) depositing a CVD oxide film, having a thickness T t which is less than 1.6 times the thickness T poly of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (f) performing anisotropic etching on said CVD oxide film with the projection over said gate electrode in a direction substantially parallel to the surface of said semiconductor substrate or thin film to form sidewalls having a surface along the edges of said gate electrode with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (g) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 2
Dependent Claim
344 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, said semiconductor substrate or thin film having a surface; (b) forming a gate insulation film on the surface of said semiconductor substrate or semiconductor thin film; (c) forming a gate electrode on the gate insulation film; (d) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (e) depositing a CVD oxide film, having a thickness T t which is less than 1.6 times the thickness T poly of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (f) performing anisotropic etching on said CVD oxide film with the projection over said gate electrode in a direction substantially parallel to the surface of said semiconductor substrate or thin film to form sidewalls having a surface along the edges of said gate electrode with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (g) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 3
Dependent Claim
19 words
A process according to claim 1, wherein the steps (a) to (g) are carried out in the stated order.
Claim 4
Dependent Claim
19 words
A process according to claim 1, wherein step (e) comprises growing said CVD oxide film at about atmospheric pressure.
Claim 5
Dependent Claim
23 words
A process according to claim 3, wherein step (e) comprises growing said CVD oxide film using monosilane (SiH 4 ) gas and oxygen.
Claim 6
Dependent Claim
344 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, said semiconductor substrate or thin film having a surface; (b) forming a gate insulation film on the surface of said semiconductor substrate or semiconductor thin film; (c) forming a gate electrode on the gate insulation film; (d) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (e) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (f) performing anisotropic etching on said CVD oxide film to form sidewalls having a surface along the edges of said gate electrode, with no intervening heat treatment for reflow of said CVD oxide film between the deposition of said CVD oxide film at step (e) and said etching with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (g) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 7
Dependent Claim
344 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, said semiconductor substrate or thin film having a surface; (b) forming a gate insulation film on the surface of said semiconductor substrate or semiconductor thin film; (c) forming a gate electrode on the gate insulation film; (d) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (e) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (f) performing anisotropic etching on said CVD oxide film to form sidewalls having a surface along the edges of said gate electrode, with no intervening heat treatment for reflow of said CVD oxide film between the deposition of said CVD oxide film at step (e) and said etching with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (g) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 8
Dependent Claim
19 words
A process according to claim 5, wherein step (e) comprises growing said CVD oxide film at about atmospheric pressure.
Claim 9
Dependent Claim
23 words
A process according to claim 6, wherein step (e) comprises growing said CVD oxide film using monosilane (SiH 4 ) gas and oxygen.
Claim 10
Dependent Claim
319 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, with a gate insulation film thereon, and a gate electrode on the gate insulation film; (b) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (c) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the angle of said CVD oxide film and the surface of said semiconductor substrate; (d) performing anisotropic etching on said CVD oxide film with the projection over said gate electrode in a direction substantially parallel to the surface of said semiconductor substrate or thin film to form sidewalls having a surface along the edges of said gate electrode with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (e) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 11
Dependent Claim
319 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, with a gate insulation film thereon, and a gate electrode on the gate insulation film; (b) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (c) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the angle of said CVD oxide film and the surface of said semiconductor substrate; (d) performing anisotropic etching on said CVD oxide film with the projection over said gate electrode in a direction substantially parallel to the surface of said semiconductor substrate or thin film to form sidewalls having a surface along the edges of said gate electrode with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (e) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 12
Dependent Claim
19 words
A process according to claim 8, wherein step (c) comprises growing said CVD oxide film at about atmospheric pressure.
Claim 13
Dependent Claim
23 words
A process according to claim 9, wherein step (c) comprises growing said CVD oxide film using monosilane (SiH 4 ) gas and oxygen.
Claim 14
Dependent Claim
321 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, with a gate insulation film thereon, and a gate electrode on the gate insulation film; (b) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (c) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (d) performing anisotropic etching on said CVD oxide film to form sidewalls along the edges of said gate electrode, with no intervening heat treatment for reflow of said CVD oxide film between the deposition of said CVD oxide film at step (e) and the last-mentioned etching with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (e) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 15
Dependent Claim
321 words
A process of fabricating a MISFET of the LDD structure comprising the steps of: (a) providing a semiconductor substrate or a semiconductor thin film, with a gate insulation film thereon, and a gate electrode on the gate insulation film; (b) forming lightly-doped regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode as a mask; (c) depositing a CVD oxide film, having a thickness which is less than 1.6 times the thickness of said gate electrode, over said gate insulation film and gate electrode, said CVD oxide film containing an impurity selected from the group consisting of phosphorus and boron, wherein the amount of said impurity is in the range 2 to 10 mol % for phosphorus when calculated in terms of the amount of P 2 O 5 and 3 to 10 mol % for boron when calculated in terms of the amount of B 2 O 3 , whereby said CVD oxide film has an overhang at each edge of said gate electrode and a covering angle greater than 90°, said covering angle being defined as the angle between a plane tangential to the edge of said CVD oxide film and the surface of said semiconductor substrate; (d) performing anisotropic etching on said CVD oxide film to form sidewalls along the edges of said gate electrode, with no intervening heat treatment for reflow of said CVD oxide film between the deposition of said CVD oxide film at step (e) and the last-mentioned etching with a rising angle greater than 80°, said rising angle being defined as the angle between a plane tangential to the surface of said sidewall adjacent the surface of said semiconductor substrate and the surface of said semiconductor substrate; and (e) forming heavily-doped source and drain regions in the semiconductor substrate or the semiconductor thin film by ion implantation using the gate electrode and the sidewalls as a mask.
Claim 16
Dependent Claim
19 words
A process according to claim 11, wherein step (c) comprises growing said CVD oxide film at about atmospheric pressure.
Claim 17
Dependent Claim
23 words
A process according to claim 12, wherein step (c) comprises growing said CVD oxide film using monosilane (SiH 4 ) gas and oxygen.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-13 | 1994-02-12 | 1994-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-13 | 1998-02-12 | 1998-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-13 | 2002-02-12 | 2002-08-14 | $7700.00 | Window Closed / Lapsed |