Patent US4943977A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4943977A Expired / Lapsed US ⏱️ 0.0 years remaining

Correlation pulse generating circuit in a spread spectrum receiver

Assignee: Faurecia Clarion Electronics Co Ltd
•
Filing: 1989-07-07
•
Granted: 1990-07-24
•
Expires: 2009-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A spread spectrum receiver is disclosed in which a correlation pulse generating circuit for generating a correlation pulse from a correlation spike outputted by a correlator comprises an A/D converting circuit which A/D-converts said correlation spike; an absolute value detecting circuit for detecting the absolute value of the output of said A/D converting circuit; a peak value detecting circuit for detecting the value corresponding to a peak of the output of said peak value detecting circuit; a threshold value setting circuit for generating a threshold signal based on the output of said peak value detecting circuit; and a comparing circuit for comparing the output of the absolute value detecting circuit with said threshold signal to generate the correlation pulse.

Inventors

  • 👤 Yoshitaka Uchida
  • 👤 Kouichi Kato

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:56
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/69; H04B1/707; H04B1/709

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 130 words
A spread spectrum receiver comprising: a correlator for generating a correlation spike by correlating a received signal with a reference signal; and a correlation pulse generating circuit for generating a correlation pulse, responding to said reference signal, including an A/D converting circuit which A/D-converts said correlation spike; an absolute value detecting circuit for detecting the absolute value of the output of said A/D converting circuit; a peak value detecting circuit for detecting the value corresponding to a peak of the output of said absolute value detecting circuit; a threshold value setting circuit for generating a threshold signal based on the output of said peak value detecting circuit; and a comparing circuit for comparing the output of the absolute value detecting circuit with said threshold signal to generate the correlation pulse.
Claim 2
Dependent Claim 130 words
A spread spectrum receiver comprising: a correlator for generating a correlation spike by correlating a received signal with a reference signal; and a correlation pulse generating circuit for generating a correlation pulse, responding to said reference signal, including an A/D converting circuit which A/D-converts said correlation spike; an absolute value detecting circuit for detecting the absolute value of the output of said A/D converting circuit; a peak value detecting circuit for detecting the value corresponding to a peak of the output of said absolute value detecting circuit; a threshold value setting circuit for generating a threshold signal based on the output of said peak value detecting circuit; and a comparing circuit for comparing the output of the absolute value detecting circuit with said threshold signal to generate the correlation pulse.
Claim 3
Dependent Claim 90 words
A spread spectrum receiver according to claim 1 wherein said peak value detecting circuit includes a selecting circuit and an inverting circuit, the output of said A/D converting circuit and an inverted output obtained by inverting the polarity of said output by means of said inverting circuit being inputted in said selecting circuit, said selecting circuit being so constructed that either one of said output and said inverted output is allowed to pass therethrough, depending to the content of the most significant bit of said output and said inverted output.
Claim 4
Dependent Claim 45 words
A spread spectrum receiver according to claim 1 wherein said peak value detecting circuit includes a peak hold circuit for holding the peak of the output of said absolute value detecting circuit and a latch circuit for latching the output of said peak hold circuit.

References Cited (Backward Citations)

US4884284A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-07-23 1994-01-22 1994-07-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-07-23 1998-01-22 1998-07-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-07-23 2002-01-22 2002-07-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag