US4937791A — High performance dynamic ram interface

Claim 1

Independent Claim 163 words

A DRAM memory subsystem capable of minimum wait state accessing by a high performance device accessing outputting a series of row and column addresses for data to be accessed comprising: (a) a DRAM comprised of rows and columns and operable in a static column mode in response to address requests asserted at RAS and CAS inputs thereof; and, (b) access optimization logic means operably connected for receiving a first row and column address as output by the device, for asserting said first row and column address at said RAS and CAS inputs, for receiving a second row and column address as output by the device, for changing the column address being asserted at said CAS input to correspond to said second column address, for checking said second row address against said first row address, and for reasserting said second row and column address at said RAS and CAS inputs if said second row address is not the same as said first row address.

Claim 2

Dependent Claim 163 words

A DRAM memory subsystem capable of minimum wait state accessing by a high performance device accessing outputting a series of row and column addresses for data to be accessed comprising: (a) a DRAM comprised of rows and columns and operable in a static column mode in response to address requests asserted at RAS and CAS inputs thereof; and, (b) access optimization logic means operably connected for receiving a first row and column address as output by the device, for asserting said first row and column address at said RAS and CAS inputs, for receiving a second row and column address as output by the device, for changing the column address being asserted at said CAS input to correspond to said second column address, for checking said second row address against said first row address, and for reasserting said second row and column address at said RAS and CAS inputs if said second row address is not the same as said first row address.

Claim 3

Dependent Claim 51 words

The DRAM memory subsystem of claim 1 wherein: said access optimization logic means includes means for aborting an access to said DRAM prior to reasserting said second row and column address at said RAS and CAS inputs if said second row address is not the same as said first row address.

Claim 4

Dependent Claim 152 words

The DRAM memory subsystem of claim 1 wherein there are a plurality of said DRAMs each identifiable by a bank number and the device includes a bank address as part of each row and column address for data to be accessed and additionally comprising: (a) memory table means for storing the presently being asserted row address for each bank; and wherein, (b) said access optimization logic means includes means for storing the presently being asserted row address for each bank in said memory table means, for changing the column address being asserted at said CAS input on said DRAM indicated by the bank address portion of second address from the device to correspond to said second column address, and for checking said second row address against said first row address as stored in said memory table means for the bank indicated by the bank address portion of second address from the device.

Claim 5

Independent Claim 163 words

The method of operating a DRAM memory subsystem having a DRAM comprised of rows and columns and operable in a static column mode in response to address requests asserted at RAS and CAS inputs thereof to provide minimum wait state accessing by a high performance memory accessing device outputting a series of row and column addresses for data to be accessed comprising the steps of: (a) receiving a first row and column address as output by the device; (b) asserting the first row and column address at the RAS and CAS inputs; (c) receiving a second row and column address as output by the device; (d) changing the column address being asserted at the CAS input to correspond to the second column address; (e) checking the second row address against the first row address; and, (f) reasserting the second row and column address at the RAS and CAS inputs if the second row address is not the same as the first row address.

Claim 6

Independent Claim 163 words

The method of operating a DRAM memory subsystem having a DRAM comprised of rows and columns and operable in a static column mode in response to address requests asserted at RAS and CAS inputs thereof to provide minimum wait state accessing by a high performance memory accessing device outputting a series of row and column addresses for data to be accessed comprising the steps of: (a) receiving a first row and column address as output by the device; (b) asserting the first row and column address at the RAS and CAS inputs; (c) receiving a second row and column address as output by the device; (d) changing the column address being asserted at the CAS input to correspond to the second column address; (e) checking the second row address against the first row address; and, (f) reasserting the second row and column address at the RAS and CAS inputs if the second row address is not the same as the first row address.

Claim 7

Dependent Claim 50 words

The method of operating a DRAM memory subsystem of claim 4 including the step of: aborting an access to the DRAM prior to reasserting the second row and column address at the RAS and CAS inputs if the second row address is not the same as the first row address.

Claim 8

Dependent Claim 133 words

The method of operating a DRAM memory subsystem of claim 4 wherein there are a plurality of the DRAMs each identifiable by a bank number and the device includes a bank address as part of each row and column address for data to be accessed and additionally comprising the steps of: (a) storing the presently being asserted row address for each blank in a memory table; (b) changing the column address being asserted at the CAS input on the DRAM indicated by the bank address portion of a second address from the device to correspond to the second column address; and, (c) checking the second row address against the first row address as stored in the memory table for the bank indicated by the bank address portion of second address from the device.

Claim 9

Independent Claim 238 words

The method of accessing a plurality of DRAMs in the static column mode by an instruction processor to provide minimum wait state accessing thereby comprising the steps of: (a) having the instruction processor emit each instruction address as an address containing a bank number field, a row address field, and column address field; (b) providing a table for storing a set of open pages being the current row address for each bank where a bank is associated with a respective one of the plurality of DRAMs; (c) for each instruction address emitted from the instruction processor to effect a memory access in a static column mode, determining whether there is a match between the row address stored in the table and the row address emitted from the instruction processor employing the bank number as an index into the table of open pages; (d) if the two addresses match, continuing the memory acess to an indicated bank in a continuing static column mode using the row and column addresses as presently asserted from the instruction address emitted from the instruction processor; and, (e) if the two addresses do not match, overwriting the old address for the indicated bank in the table with the new row address and continuing the memory acess by beginning a new static column mode access to the indicated bank by reasserting the row and column addresses from the instruction address emitted from the instruction processor.

Claim 10

Independent Claim 238 words

The method of accessing a plurality of DRAMs in the static column mode by an instruction processor to provide minimum wait state accessing thereby comprising the steps of: (a) having the instruction processor emit each instruction address as an address containing a bank number field, a row address field, and column address field; (b) providing a table for storing a set of open pages being the current row address for each bank where a bank is associated with a respective one of the plurality of DRAMs; (c) for each instruction address emitted from the instruction processor to effect a memory access in a static column mode, determining whether there is a match between the row address stored in the table and the row address emitted from the instruction processor employing the bank number as an index into the table of open pages; (d) if the two addresses match, continuing the memory acess to an indicated bank in a continuing static column mode using the row and column addresses as presently asserted from the instruction address emitted from the instruction processor; and, (e) if the two addresses do not match, overwriting the old address for the indicated bank in the table with the new row address and continuing the memory acess by beginning a new static column mode access to the indicated bank by reasserting the row and column addresses from the instruction address emitted from the instruction processor.

Claim 11

Dependent Claim 36 words

The method of claim 7 and additionally comprising the step of: aborting the access in progress if the two addresses do not match prior to beginning the new static column mode access to the indicated bank.

Claim 12

Dependent Claim 27 words

The method of claim 8 and additionally comprising the step of: advising the instruction processor that the access in progress is being aborted and being begun again.

Claim 13

Dependent Claim 158 words

In a DRAM memory subsystem having a DRAM comprised of rows and columns and operable in a static column mode in response to address requests from a high performance memory accessing device outputting a series of row and column addresses for data to be accessed, the method of operation to provide minimum wait state accessing comprising the steps of: (a) beginning each new access request from the device in a continuing static column mode access by only changing the column address; (b) checking the row address being employed in the continuing static column mode access against the row address of the new access request; (c) continuing with the current continuing static column mode access if the row addresses are the same; and, (d) terminating the current continuing static column mode access and beginning a new static column mode access with the row and column addresses of the new access request if the row addresses are not the same.

Claim 14

Dependent Claim 158 words

In a DRAM memory subsystem having a DRAM comprised of rows and columns and operable in a static column mode in response to address requests from a high performance memory accessing device outputting a series of row and column addresses for data to be accessed, the method of operation to provide minimum wait state accessing comprising the steps of: (a) beginning each new access request from the device in a continuing static column mode access by only changing the column address; (b) checking the row address being employed in the continuing static column mode access against the row address of the new access request; (c) continuing with the current continuing static column mode access if the row addresses are the same; and, (d) terminating the current continuing static column mode access and beginning a new static column mode access with the row and column addresses of the new access request if the row addresses are not the same.

Claim 15

Dependent Claim 135 words

The improved method of operation of a DRAM memory subsystem of claim 10 wherein the row and column addresses of each access request are asserted at RAS and CAS inputs of a DRAM and the steps comprise: (a) receiving a first row and column address as output by the device; (b) asserting the first row and column address at the RAS and CAS inputs; (c) receiving a second row and column address as output by the device; (d) changing the column address being asserted at the CAS input to correspond to the second column address; (e) checking the second row address against the first row address; and, (f) reasserting the second row and column address at the RAS and CAS inputs if the second row address is not the same as the first row address.

Claim 16

Dependent Claim 44 words

The improved method of operation of a DRAM memory subsystem of claim 11 including the additional step of: advising the device of aborting and retrying an access to the DRAM if the second row address is not the same as the first row address.

Claim 17

Dependent Claim 134 words

The improved method of operation of a DRAM memory subsystem of claim 11 wherein there are a plurality of the DRAMs each identifiable by a bank number and the device includes a bank address as part of each row and column address for data to be accessed and additionally comprising the steps of: (a) storing the presently being asserted row address for each bank in a memory table; (b) changing the column address being asserted at the CAS input on the DRAM indicated by the bank address portion of second address from the device to correspond to the second column address; and, (c) checking the second row address against the first tow address as stored in the memory table for the bank indicated by the bank address portion of second address from the device.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1993-06-25	1993-12-25	1994-06-26	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1997-06-25	1997-12-25	1998-06-26	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2001-06-25	2001-12-25	2002-06-26	$7700.00	Window Closed / Lapsed

High performance dynamic ram interface

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag