Patent JPS5986241A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4937469A Expired / Lapsed US ⏱️ 0.0 years remaining

Switched current mode driver in CMOS with short circuit protection

Assignee: International Business Machines Corp
•
Filing: 1988-08-30
•
Granted: 1990-06-26
•
Expires: 2008-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved MOS switched current mode drive circuit designed for use in systems interfacing multiple peripheral devices with one or more CPU units attached to a 360/370 channel.

Inventors

  • 👤 Tony R. Larson
  • 👤 Larry L. Tretter

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:04
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/06; H03K17/063; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/26; G05F3/262

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 199 words
A switched current mode driver circuit for being electrically connected to a load means comprising: an MOS reference transistor and an MOS control transistor connected between a reference voltage source and a current source, each of the MOS transistors having a source drain and a control terminal, the source terminal of the MOS control transistor being electrically connected to the drain terminal of the MOS reference transistor, the source terminal of the MOS reference transistor being electrically connected to the voltage source, the drain terminal of the MOS control transistor being electrically connected to said current source; an MOS mirror transistor having source, drain and control terminals and being connected between the reference voltage source and the load means in mirrored configuration to the reference transistor; and signal means connected to the control transistor control terminal and the mirror transistor control terminal for controlling drain potential of the reference transistor and including operational amplifier means having an input to the drain terminal of the mirror transistor and having another input electrically connected to terminal of the referenced transistor and on output connected to the control terminal of the control transistor whereby it follows drain potential of the mirror transistor.
Claim 2
Dependent Claim 199 words
A switched current mode driver circuit for being electrically connected to a load means comprising: an MOS reference transistor and an MOS control transistor connected between a reference voltage source and a current source, each of the MOS transistors having a source drain and a control terminal, the source terminal of the MOS control transistor being electrically connected to the drain terminal of the MOS reference transistor, the source terminal of the MOS reference transistor being electrically connected to the voltage source, the drain terminal of the MOS control transistor being electrically connected to said current source; an MOS mirror transistor having source, drain and control terminals and being connected between the reference voltage source and the load means in mirrored configuration to the reference transistor; and signal means connected to the control transistor control terminal and the mirror transistor control terminal for controlling drain potential of the reference transistor and including operational amplifier means having an input to the drain terminal of the mirror transistor and having another input electrically connected to terminal of the referenced transistor and on output connected to the control terminal of the control transistor whereby it follows drain potential of the mirror transistor.
Claim 3
Dependent Claim 46 words
The switched mode driver circuit of claim 1, wherein the signal means comprises another MOS transistor having a source terminal connected to the drain terminal of the mirror transistor and a gate terminal and a drain terminal connected to the control terminal of the control transistor.

References Cited (Backward Citations)

US4560920A Cited
US4694201A Cited
US4712023A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-25 1993-12-25 1994-06-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-25 1997-12-25 1998-06-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-25 2001-12-25 2002-06-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag