← Back to Patent Explorer
US4933959A Expired / Lapsed US ⏱️ 0.0 years remaining

Tracking bit synchronizer

Assignee: Datatape Inc
•
Filing: 1989-05-08
•
Granted: 1990-06-12
•
Expires: 2009-05-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a tracking bit synchronizer for use in digital data apparatus such as high density digital magnetic tape recorders. The disclosed bit synchronizer effects synchronization of data if the data rate is known within one octave. Moreover, data rates can change during operation over an octave range without bit errors or other loss of data. The bit synchronizer includes a phase locked loop which produces a clocking signal in synchronism with incoming encoded data. A data error detector uses information from a data decoder to determine if phase lock at the proper data rate has occurred. Control circuitry uses this information, along with the output voltage of the phase locked loop filter, to operate the phase locked loop in either a seek mode or a tracking mode. A squelch circuit prevents phase corrections during data signal dropouts.

Inventors

  • 👤 John Kevin Knechtel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 03:15
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419; G11B2020/10916

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 241 words
A bit synchronizer comprising: a phase locked loop circuit including a phase detector having an input for receiving an encoded data signal, a filter coupled to said phase detector and a voltage controlled oscillator (VCO) which is coupled to said filter and which produces a clock signal coupled to the input of said phase detector; wherein said phase detector compares the phase of zero crossings of said encoded data signal with said clock signal produced by said VCO to produce a phase error signal which is filtered by said filter; and wherein said filtered voltage is applied to said VCO to effect phase lock of said clock signal with said data signal; data decoder means, coupled to said phase lock loop circuit, for decoding said encoded data signal as a function of said phase locked clock signal, and data error detector means, coupled to said data decoder menas, for producing a data error signal indicating absence of phase lock with said data signal when said decoder means produces decoded data having a preselected number of errors; and control means for controlling said phase locked loop circuit either (1) in a seek mode, when a data error signal is produced, to sweep said VCO through a predetermined range of frequencies until no data error signal is produced by said data error detector means; or (2) in a tracking mode, when no data error signal is produced by said data error detector means.
Claim 2
Dependent Claim 241 words
A bit synchronizer comprising: a phase locked loop circuit including a phase detector having an input for receiving an encoded data signal, a filter coupled to said phase detector and a voltage controlled oscillator (VCO) which is coupled to said filter and which produces a clock signal coupled to the input of said phase detector; wherein said phase detector compares the phase of zero crossings of said encoded data signal with said clock signal produced by said VCO to produce a phase error signal which is filtered by said filter; and wherein said filtered voltage is applied to said VCO to effect phase lock of said clock signal with said data signal; data decoder means, coupled to said phase lock loop circuit, for decoding said encoded data signal as a function of said phase locked clock signal, and data error detector means, coupled to said data decoder menas, for producing a data error signal indicating absence of phase lock with said data signal when said decoder means produces decoded data having a preselected number of errors; and control means for controlling said phase locked loop circuit either (1) in a seek mode, when a data error signal is produced, to sweep said VCO through a predetermined range of frequencies until no data error signal is produced by said data error detector means; or (2) in a tracking mode, when no data error signal is produced by said data error detector means.
Claim 3
Dependent Claim 66 words
The bit synchronizer of claim 1 wherein said phase locked loop circuit includes a squelch circuit, associated with said phase detector, for receiving said data signal and for producing a squelch signal when said data signal is outside a threshold range and wherein said control means freezes said VCO clock signal at its current value during production of said squelch signal by said squelch circuit means.
Claim 4
Dependent Claim 60 words
The bit synchronizer of claim 1 wherein said control means includes comparator means for comparing said filter voltage to preset window limit values and wherein said control means (1) sets said limit values wide during normal tracking mode of said bit synchronizer; and (2) sets said limit values narrow, when said filter voltage is above or below said limit values.

References Cited (Backward Citations)

US4151485A Cited
US4280224A Cited
US4375693A Cited
US4375694A Cited
US4590602A Cited
US4766397A Cited
US4787097A Cited
US4752748A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-11 1993-12-11 1994-06-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-11 1997-12-11 1998-06-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-11 2001-12-11 2002-06-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag