Patent US4932074A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4932074A Expired / Lapsed US ⏱️ 0.0 years remaining

Rapid scanning radio with multi-mode local oscillator control

Assignee: REGENCY ELECTRONICS Inc 7707 RECORDS STREET INDIANAPOLIS INDIANA 46226 A CORP OF INDIANA
•
Filing: 1988-04-01
•
Granted: 1990-06-05
•
Expires: 2008-04-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A rapid scanning radio with multi-mode local oscillator control. In one embodiment a phase-locked loop is closed for tuning to all frequencies of interest, and each time the loop locks a DAC is loaded with successive digital values until a value corresponding to the steady-state VCO tuning voltage is found for the currently tuned channel. That digital value is stored for later recall as the tuning value for that channel. Once digital values are determined for all the tunable frequencies in the radio, the loop is opened for high-speed scanning under open-loop control of the DAC.

Inventors

  • 👤 II Ben F. McCormick

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 16:21
CPC Classifications
H; H03; H03J; H03J7/00; H03J7/18; H03J7/20; H03J7/28; H03J7/285

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 192 words
A rapid scanning radio circuit with multi-mode local oscillator control, comprising: an electrically variable local oscillator having a frequency control input; a reference oscillator; synthesizer means for comparing an output signal from said local oscillator with an output signal from said reference oscillator, said synthesizer means including a frequency code input; filter means for filtering an output signal from said synthesizer means; a DAC; switch means for coupling said local oscillator frequency control input to said filter means in a closed-loop mode and to said DAC in an open-loop mode; first scan means operative during said closed-loop mode for sequentially supplying a plurality of frequency codes to said frequency code input of said synthesizer means, said scan means supplying each frequency code for a sufficient duration for the signal on said oscillator frequency control input to reach a steady state; processor means operative during said closed-loop mode for determining a DAC input value which corresponds to the steady-state level of the signal on said oscillator frequency control input; and second scan means operative during said open-loop mode for sequentially loading said DAC with said DAC input values identified by said processor means.
Claim 2
Dependent Claim 192 words
A rapid scanning radio circuit with multi-mode local oscillator control, comprising: an electrically variable local oscillator having a frequency control input; a reference oscillator; synthesizer means for comparing an output signal from said local oscillator with an output signal from said reference oscillator, said synthesizer means including a frequency code input; filter means for filtering an output signal from said synthesizer means; a DAC; switch means for coupling said local oscillator frequency control input to said filter means in a closed-loop mode and to said DAC in an open-loop mode; first scan means operative during said closed-loop mode for sequentially supplying a plurality of frequency codes to said frequency code input of said synthesizer means, said scan means supplying each frequency code for a sufficient duration for the signal on said oscillator frequency control input to reach a steady state; processor means operative during said closed-loop mode for determining a DAC input value which corresponds to the steady-state level of the signal on said oscillator frequency control input; and second scan means operative during said open-loop mode for sequentially loading said DAC with said DAC input values identified by said processor means.

References Cited (Backward Citations)

US4236251A Cited
US4461036A Cited
US4264977A Cited
US4521915A Cited
US4367558A Cited
US4509203A Cited
US4498191A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-04 1993-12-04 1994-06-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-04 1997-12-04 1998-06-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-04 2001-12-04 2002-06-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag