← Back to Patent Explorer
US4928161A Expired / Lapsed US ⏱️ 0.0 years remaining

Thin-film transistor and wiring matrix device and its forming method

Assignee: Fujifilm Business Innovation Corp
•
Filing: 1987-07-10
•
Granted: 1990-05-22
•
Expires: 2007-07-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thin-film transistor device which is easy to fabricate and which has a high reliability. The device includes a substrate and a thin-film transistor formed thereon including a first conducting layer deposited on the substrate, a gate insulating layer formed on the first conducting layer, a semiconductor layer deposited on the gate insulating layer, and source and drain electrodes on the semiconductor layer. A multi-level wiring section is provided adjacent the thin-film transistor, including a first conducting wiring layer formed on the substrate, wiring insulating layer formed on the first conducting wiring layer, and a second conducting wiring layer deposited on the wiring insulating layer and contacting the first conducting wiring layer as well as a portion of the thin-film transistor. The gate insulating layer and the wiring insulating layer are made of the same inorganic material and are of the same thickness.

Inventors

  • 👤 Kenichi Kobayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 12:58
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/45; H10W20/48

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 128 words
A thin-film transistor device, comprising: a substrate; a thin-film transistor formed on said substrate including a first conducting layer deposited on said substrate, a gate insulating layer deposited on said first conducting layer, a semiconductor layer deposited on said gate insulating layer, and source and drain electrodes deposited on said semiconductor layer; and a multi-level wiring section including a first conducting wiring layer deposited on said substrate, a wiring insulating layer deposited on said first conducting wiring layer, and a second conducting wiring layer deposited on said wiring insulating layer, contacting said first conducting wiring layer and electrically connected to a portion of said thin-film transistor; said gate insulating layer and said wiring insulating layer being made of a same inorganic material and being of the same thickness.
Claim 2
Dependent Claim 128 words
A thin-film transistor device, comprising: a substrate; a thin-film transistor formed on said substrate including a first conducting layer deposited on said substrate, a gate insulating layer deposited on said first conducting layer, a semiconductor layer deposited on said gate insulating layer, and source and drain electrodes deposited on said semiconductor layer; and a multi-level wiring section including a first conducting wiring layer deposited on said substrate, a wiring insulating layer deposited on said first conducting wiring layer, and a second conducting wiring layer deposited on said wiring insulating layer, contacting said first conducting wiring layer and electrically connected to a portion of said thin-film transistor; said gate insulating layer and said wiring insulating layer being made of a same inorganic material and being of the same thickness.
Claim 3
Dependent Claim 27 words
A thin-film transistor device as recited in claim 1, wherein said second conducting wiring layer is continuous with at least one of said source and drain electrodes.
Claim 4
Dependent Claim 30 words
A thin-film transistor device as recited in claim 2, wherein said source and drain electrodes and said second conducting wiring layer are of a same material and a same thickness.
Claim 5
Dependent Claim 16 words
A thin-film transistor device as recited in claim 3, wherein said semiconductor layer comprises amorphous silicon.
Claim 6
Dependent Claim 33 words
A thin-film transistor device as recited in claim 3, further comprising an organic insulating layer deposited on said wiring insulating layer, said second conducting wiring layer being deposited on said organic insulating layer.
Claim 7
Dependent Claim 16 words
A thin-film transistor device as recited in claim 5, wherein said organic insulating layer comprises polyimide.
Claim 8
Dependent Claim 37 words
A thin-film transistor device as recited in claim 6, wherein said gate insulating layer and said wiring insulating layer are composed of a material selected from the group consisting of silicon nitrides, silicon carbides and tantalum oxides.
Claim 9
Dependent Claim 28 words
A thin-film transistor device as recited in claim 5, wherein a total thickness of said organic insulating layer and said wiring insulating layer is less than 2 micrometers.

References Cited (Backward Citations)

US4065781A Cited
US4119992A Cited
EP0090661A2 Cited
US4609930A Cited
US4618878A Cited
US4695856A Cited
JPS60183770A Cited
JPS6113665A Cited
US4646424A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-21 1993-11-20 1994-05-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-21 1997-11-20 1998-05-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-21 2001-11-20 2002-05-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag