Patent US1323876A successfully refreshed from Google Patents.
Patent US4926070A successfully refreshed from Google Patents.
US4926070A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage level converting circuit
Assignee: Toshiba Corp
•
Filing: 1988-12-30
•
Granted: 1990-05-15
•
Expires: 2008-12-30
Abstract
Abstract A voltage level converting circuit for outputting an output signal of a write voltage level responsive to a read voltage level input signal comprises an inverter circuit biased with a power supply of the first voltage level. The input signal is supplied through a transfer gate circuit. A MOS transistor is provided between the input of the inverter circuit and a power supply of the write voltage level to pull-up the voltage level of the input to the inverter circuit responsive to the output of the inverter circuit. Another MOS transistor is provided between the output of the inverter circuit and ground to pull-down the output voltage level responsive to the input signal.
Inventors
- 👤 Sumio Tanaka
- 👤 Shigeru Atsumi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:24
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/10; G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/12; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; H03K5/00; H03K5/01; H03K5/02
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
160 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means; and pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal.
Claim 2
Dependent Claim
160 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means; and pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal.
Claim 3
Dependent Claim
36 words
The voltage level converting circuit of claim 1, wherein the inverter means includes a CMOS inverter circuit having an input supplied with the input signal, and is coupled to the output for outputting the output signal.
Claim 4
Dependent Claim
49 words
The voltage level converting circuit of claim 2, wherein the gate means includes first and second MOS transistors of a first conductivity type, each having a source and drain path serially connected between the input of said voltage level converting circuit and the input of the CMOS inverter circuit.
Claim 5
Dependent Claim
229 words
A voltage level converting circuit which receives an input logic signal of either a 37 one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means, the pull-up means including a MOS transistor of a second conductivity type having a gate electrode supplied with the output signal; and pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal, the pull-down means including a MOS transistor of said first conductivity type having a gate electrode supplied with the input signal.
Claim 6
Dependent Claim
229 words
A voltage level converting circuit which receives an input logic signal of either a 37 one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means, the pull-up means including a MOS transistor of a second conductivity type having a gate electrode supplied with the output signal; and pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal, the pull-down means including a MOS transistor of said first conductivity type having a gate electrode supplied with the input signal.
Claim 7
Dependent Claim
253 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means, the pull-up means including a MOS transistor of a second conductivity type having a gate electrode supplied with the output signal; pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal, the pull-down means including a MOS transistor of said first conductivity type having a gate electrode supplied with the input signal; and wherein the pull-up means further comprises a capacitor for coupling the input of the CMOS inverter circuit to a voltage of the first voltage level.
Claim 8
Dependent Claim
253 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means, the pull-up means including a MOS transistor of a second conductivity type having a gate electrode supplied with the output signal; pull-down means coupled to the output and responsive to a "one" input signal for lowering the voltage level of the output signal, the pull-down means including a MOS transistor of said first conductivity type having a gate electrode supplied with the input signal; and wherein the pull-up means further comprises a capacitor for coupling the input of the CMOS inverter circuit to a voltage of the first voltage level.
Claim 9
Dependent Claim
205 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal, the gate means including first and second MOS transistors of a first conductivity type, each having a source and drain path serially connected between the input of said voltage level converting circuit and the input of the CMOS inverter circuit; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and being coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means; and
Claim 10
Dependent Claim
205 words
A voltage level converting circuit which receives an input logic signal of either a "one" or "zero" level, wherein the logic "one" signal is represented by a first voltage level, and outputs an output logic signal as either a "zero" output signal or a "one" output signal, respectively, wherein the "one" output signal is represented by a second voltage level higher than said first voltage level, comprising: gate means for receiving and transferring the input signal, the gate means including first and second MOS transistors of a first conductivity type, each having a source and drain path serially connected between the input of said voltage level converting circuit and the input of the CMOS inverter circuit; an output on which the output signal is provided; inverter means biased with a voltage of said second voltage level for receiving the input signal from said gate means and for outputting the output signal responsive to the input signal, the inverter means including a CMOS inverter circuit having an input supplied with the input signal, and being coupled to the output for outputting the output signal; pull-up means responsive to the "zero" output signal for raising the voltage level of the input signal to the inverter means; and
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-05-14 | 1993-11-13 | 1994-05-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-05-14 | 1997-11-13 | 1998-05-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-05-14 | 2001-11-13 | 2002-05-15 | $7700.00 | Window Closed / Lapsed |