US4916333A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Binary logic level electrical detector namely to prevent the detection of secret codes contained in a memory card
Assignee: STMicroelectronics SA
•
Filing: 1988-06-29
•
Granted: 1990-04-10
•
Expires: 2008-06-29
Abstract
Abstract To prevent fraudulent action by ill-intentioned users, the detection of the secret codes, contained in a memory card with MOS integrated circuit and transmitted to an input/output unit, is prevented. This is done by interposing a read amplifier in the transmission chain, in the integrated circuit itself. This read amplifier essentially has two parallel-connected identical circuits, designed to take complementary logic states when they receive one and the same logic level to be detected. The result of this is that the electrical comsumption of the amplifier is the same regardless of the logic level transmitted. Thus, it becomes impossible to deduce the nature of the logic level transmitted. As an improvement, the outputs of the detector are provided with bistable circuits which are coupled to each other so as to be capable of taking transitory or spurious information detected into account.
Inventors
- 👤 Jacek Kowalski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 17:54
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/24; H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
51 words
A binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector comprising means to make its electrical consumption independent of the logic levels delivered.
Claim 2
Dependent Claim
51 words
A binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector comprising means to make its electrical consumption independent of the logic levels delivered.
Claim 3
Dependent Claim
50 words
A detector according to claim 1 wherein the means used to make the electrical consumption independent of the logic levels delivered comprise two biased circuits, in parallel, both receiving the signal to be detected and having consumption levels that are complementary with respect to each of the two logic levels.
Claim 4
Dependent Claim
43 words
A detector according to claim 2 each circuit comprises an activation command to activate the detector when a level has to be detected and to deactivate the detector outside of these periods, the de-activation command being used to reset the detector at zero.
Claim 5
Dependent Claim
44 words
A use of a detector, according to any of the claims 1 to 3, as a read amplifier in a system for the reading of the information contained in a memory circuit of a memory card of the type having an integrated circuit memory.
Claim 6
Dependent Claim
21 words
A use according to claim 4 wherein the detector forms an integral part of the integrated circuit in the memory card.
Claim 7
Dependent Claim
29 words
A detector according to any of the claims 1 to 3, comprising a circuit for maintaining the delivered logic level to improve the detection of transitory, received logic levels.
Claim 8
Dependent Claim
29 words
A device according to claim 2 or 3 wherein the two circuits comprise means in order to be coupled and to keep each other in their mutually respective states.
Claim 9
Dependent Claim
19 words
A device according to claim 2 or 3 wherein each circuit has at least three transistors connected in series.
Claim 10
Dependent Claim
103 words
A memory card of the type having an integrated circuit, the improvement comprising a novel detector formed as an integral part of said integrated circuit, and used as a read amplifier in a system for the reading of information contained in a memory circuit of the memory card, said detector being a binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector further comprising means to make its electrical consumption independent of the logic levels delivered.
Claim 11
Dependent Claim
103 words
A memory card of the type having an integrated circuit, the improvement comprising a novel detector formed as an integral part of said integrated circuit, and used as a read amplifier in a system for the reading of information contained in a memory circuit of the memory card, said detector being a binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector further comprising means to make its electrical consumption independent of the logic levels delivered.
Claim 12
Dependent Claim
148 words
A memory card of the type having an integrated circuit, the improvement comprising a novel detector, formed as an integral part of said integrated circuit and used as a read amplifier in a system for the reading of information contained in a memory circuit of the memory card, said detector being a binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector further comprising means to make its electrical consumption independent of the logic levels delivered, and wherein the means used to make the electrical consumption independent of the logic levels delivered comprise two biased circuits, in parallel, both receiving the signal to be detected and having consumption levels that are complementary with respect to each of the two logic levels.
Claim 13
Dependent Claim
148 words
A memory card of the type having an integrated circuit, the improvement comprising a novel detector, formed as an integral part of said integrated circuit and used as a read amplifier in a system for the reading of information contained in a memory circuit of the memory card, said detector being a binary logic level electrical detector of the biased type, comprising means to receive a signal with a given logic level and to deliver a signal with a logic level corresponding to the received logic level, said detector further comprising means to make its electrical consumption independent of the logic levels delivered, and wherein the means used to make the electrical consumption independent of the logic levels delivered comprise two biased circuits, in parallel, both receiving the signal to be detected and having consumption levels that are complementary with respect to each of the two logic levels.
References Cited (Backward Citations)
US4084105A
Cited
US4409434A
Cited
EP0044066A2
Cited
US4434381A
Cited
US4755815A
Cited
EP0130587A2
Cited
US4563595A
Cited
US4783801A
Cited
US4743898A
Cited
US4724339A
Cited
US4593384A
Cited
US4716320A
Cited
US4706011A
Cited
US4763023A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-09 | 1993-10-09 | 1994-04-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-09 | 1997-10-09 | 1998-04-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-09 | 2001-10-09 | 2002-04-10 | $7700.00 | Window Closed / Lapsed |