Patent US4908748A successfully refreshed from Google Patents.
US4908748A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing device with parallel circular addressing hardware
Assignee: Texas Instruments Inc
•
Filing: 1987-07-28
•
Granted: 1990-03-13
•
Expires: 2007-07-28
Abstract
Abstract A microcomputer is disclosed which has an architecture designed for the efficient performance of digital signal processing applications. The microcomputer contains a primary arithmetic logic unit for performing data operations, and a pair of auxiliary arithmetic logic units for calculating indirect memory address values. A memory bus within the microcomputer has data lines therein, and two sets of address lines; each of the auxiliary arithmetic logic units is connected to one of the sets of address lines. The auxiliary arithmetic logic units are capable of performing circular addressing calculations, by calculating the next memory address from the prior memory address and an index value, and by comparing the next memory address to the limits of the memory block within the circular addressing scheme. If the calculated memory address is outside of the block limits, an adder/substractor in the auxiliary arithmetic logic units either adds or subtracts the block size to or from the calculated memory address, so that the result is an address at the other end of the block. The result of the calculation, whether or not modified, is stored in a memory address register. The pair of auxiliary arithmetic logic units are operable in parallel with each other, and in parallel with the primary arithmetic logic unit. The two memory addresses are presented to the on-chip memory in time-multiplexed fashion, so that two memory accesses may be performed in a single machine cycle.
Inventors
- 👤 Bimal Pathak
- 👤 Steven P. Marshall
- 👤 James F. Potts
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 23:08
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7807; G06F15/7814
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
169 words
A microcomputer for enhanced addressing flexibility, comprising: a first arithmetic logic unit, for performing operations upon data responsive to predetermined instruction codes; a memory, having addressable locations therein, for storing data; a memory bus, connected to said first arithmetic logic unit and to said memory, for communicating data therebetween; a block size register for storing a data word indicative of the number of addressable locations in a predetermined block of said memory; a memory address register for storing a data word indicative of a memory address; and a first auxiliary arithmetic logic unit, connected to said block size register, to said memory address register, and to said memory, for calculating a new memory address from the contents of said memory address register and a predetermined index value, for comparing said new memory address and the contents of said block size register, and for modifying said new memory address in a predetermined manner responsive to said comparison between said new memory address and the contents of said block size register.
Claim 2
Dependent Claim
169 words
A microcomputer for enhanced addressing flexibility, comprising: a first arithmetic logic unit, for performing operations upon data responsive to predetermined instruction codes; a memory, having addressable locations therein, for storing data; a memory bus, connected to said first arithmetic logic unit and to said memory, for communicating data therebetween; a block size register for storing a data word indicative of the number of addressable locations in a predetermined block of said memory; a memory address register for storing a data word indicative of a memory address; and a first auxiliary arithmetic logic unit, connected to said block size register, to said memory address register, and to said memory, for calculating a new memory address from the contents of said memory address register and a predetermined index value, for comparing said new memory address and the contents of said block size register, and for modifying said new memory address in a predetermined manner responsive to said comparison between said new memory address and the contents of said block size register.
Claim 3
Dependent Claim
19 words
The microcomputer of claim 1, wherein said predetermined index value is determined by a portion of an instruction code.
Claim 4
Dependent Claim
24 words
The microcomputer of claim 2, further comprising: an index register, connected to said first auxiliary arithmetic logic unit, for storing said predetermined index value.
Claim 5
Dependent Claim
60 words
The microcomputer of claim 3, wherein said predetermined index value is determined by a portion of an instruction code; and wherein said instruction code contains a portion for controlling whether said first auxiliary arithmetic logic unit uses the predetermined index value from said instruction code or the contents of said index register in its calculating of said new memory address.
Claim 6
Dependent Claim
169 words
The microcomputer of claim 1, wherein said first auxiliary arithmetic logic unit comprises: a first adder/subtractor, having a first input connected to said memory address register, and having a second input for receiving said predetermined index value; a comparator, having a first input connected to the output of said first adder/subtractor, and having a second input connected to said block size register; a second adder/subtractor, having a first input connected to the output of said first adder/subtractor, having a second input connected to said block size register, and having a control input connected to the output of said comparator so that the output of said second adder/subtractor presents the output of said first adder/subtractor responsive to the output of said first adder/subtractor corresponding to a memory address within said predetermined memory block, and so that the output of said second adder/subtractor presents a memory address within said predetermined memory block responsive to the output of said first adder/subtractor corresponding to a memory address outside of said predetermined memory block.
Claim 7
Dependent Claim
189 words
The microcomputer of claim 5, wherein said first auxiliary arithmetic unit is responsive to an instruction code and a portion of said instruction code selects whether said predetermined index value is to be added to or subtracted from the contents of said memory address register by said first auxiliary arithmetic logic unit; wherein, when said predetermined index value is to be added to the contents of said memory address register, said first adder/subtractor operates as an adder and the output of said second adder/subtractor presents the difference of said output of said first adder/subtractor and the contents of said block size register responsive to the output of said first adder/subtractor representing a memory address outside of said predetermined memory block; and wherein, when said predetermined index value is to be subtracted from the contents of said memory address register, said first adder/subtractor operates as a subtractor, and the output of said second adder/subtractor presents the sum of said output of said first adder/subtractor and the contents of said block size register responsive to the output of said first adder/subtractor representing a memory address outside of said predetermined memory block.
Claim 8
Dependent Claim
76 words
The microcomputer of claim 5, wherein said first auxiliary arithmetic logic unit further comprises a multiplexer, having a first input connected to the output of said first adder/subtractor, having a second input connected to the output of said second adder/subtractor, and having an output connected to said memory address register, for storing the value at either its first input or its second input in said memory address register responsive to a portion of an instruction code.
Claim 9
Dependent Claim
29 words
The microcomputer of claim 1, further comprising: a first memory address bus, connected between said memory and said first auxiliary arithmetic logic unit, for communication of memory addresses therebetween.
Claim 10
Dependent Claim
102 words
The microcomputer of claim 8, further comprising: a second memory address register; a second auxiliary arithmetic logic unit, connected to said block size register, to said second memory address register, and to said memory via said second memory address register, for calculating a new memory address from the contents of said second memory address register and a predetermined index value, for comparing said new memory address and the contents of said block size register, and for modifying said new memory address in a predetermined manner responsive to said comparison between said new memory address and the contents of said block size register.
Claim 11
Dependent Claim
20 words
The microcomputer of claim 1 wherein said memory holds stored digital information for operations according to a Fourier Transform process.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-12 | 1993-09-11 | 1994-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-12 | 1997-09-11 | 1998-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-12 | 2001-09-11 | 2002-03-13 | $7700.00 | Window Closed / Lapsed |