Patent US2443198A successfully refreshed from Google Patents.
US4894830A
Expired / Lapsed
US
⏱️ 0.0 years remaining
LSI chip with scanning circuitry for generating reversals along activated logical paths
Assignee: NEC Corp
•
Filing: 1988-01-19
•
Granted: 1990-01-16
•
Expires: 2008-01-19
Abstract
Abstract A plurality of first flip-flop circuits are provided having outputs connected respectively to inputs of a logic circuit. During a test mode, scan data is first loaded into the flip-flop circuits to activate desired logical paths in the logic circuit and subsequently a pulse is scanned across the first flip-flop circuits to cause successive reversals to occur in the stored scan data. As a result, test signals can propagate through the activated logical paths. Connected to the outputs of the logic circuit are a plurality of second flip-flop circuits which are configured into a linear feedback shift register during the test mode to enable a test circuit to observe its serial output to determine the dynamic performance of the logic circuit.
Inventors
- 👤 Masato Kawai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:23
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318544; G01R31/318547; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/27
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
271 words
An integrated circuit chip comprising: scanning means for generating a scanning pulse at one of a plurality of terminals and successively shifting said scanning pulse from said one terminal to the next at clock intervals; a plurality of first flip-flops respectively associated with said terminals; a logic circuit having a plurality of inputs coupled respectively to outputs of said first flip-flops and a plurality of logical paths between said inputs thereof and a plurality of outputs thereof, said logical paths being activated when said first flip-flops assume a predetermined logic state; a plurality of first data loading means respectively coupled between a respective one of said terminals and a respective one of said scan-in flip-flops, said data loading means being operable during a test mode for loading scan data into said first flip-flops to cause same to assume said predetermined logic state to thereby activate said logical paths and causing each of said flip-flops to momentarily change state in response to said scanning pulse, whereby successive reversals occur in the loaded scan data, resulting in propagation of a signal through each of said activated logical paths, said data loading means being further operable during a normal mode for loading normal data into said first flip-flops; a plurality of second flip-flops; and a plurality of second loading means respectively coupled between a respective one of said outputs of said logic circuit and a respective one of said second flip-flops for loading output data of said logic circuit into said second flip-flops and causing said second flip-flops to generate a serial output during said test mode and parallel outputs during said normal mode.
Claim 2
Dependent Claim
271 words
An integrated circuit chip comprising: scanning means for generating a scanning pulse at one of a plurality of terminals and successively shifting said scanning pulse from said one terminal to the next at clock intervals; a plurality of first flip-flops respectively associated with said terminals; a logic circuit having a plurality of inputs coupled respectively to outputs of said first flip-flops and a plurality of logical paths between said inputs thereof and a plurality of outputs thereof, said logical paths being activated when said first flip-flops assume a predetermined logic state; a plurality of first data loading means respectively coupled between a respective one of said terminals and a respective one of said scan-in flip-flops, said data loading means being operable during a test mode for loading scan data into said first flip-flops to cause same to assume said predetermined logic state to thereby activate said logical paths and causing each of said flip-flops to momentarily change state in response to said scanning pulse, whereby successive reversals occur in the loaded scan data, resulting in propagation of a signal through each of said activated logical paths, said data loading means being further operable during a normal mode for loading normal data into said first flip-flops; a plurality of second flip-flops; and a plurality of second loading means respectively coupled between a respective one of said outputs of said logic circuit and a respective one of said second flip-flops for loading output data of said logic circuit into said second flip-flops and causing said second flip-flops to generate a serial output during said test mode and parallel outputs during said normal mode.
Claim 3
Dependent Claim
170 words
An integrated circuit chip as claimed in claim 1, wherein said scanning means comprises: first counter means for counting clock pulses and generating a counter output at one half the frequency of said clock pulses; second counter means for generating an incremental binary code in response to said counter output of said first counter means; and decoder means responsive to said binary code for generating said scanning pulse at one of said terminals and successively shifting said scanning pulse from said one terminal to the next in response to successive increments of said binary code, said scanning pulse having a duration twice as great as the interval between successive ones of said clock pulses, and wherein said plurality data loading means comprises: a plurality of gate means operable during said test mode and respectively connected between outputs and inputs of said flip-flops for causing logic levels of the output of the associated flip-flop to be successively reversed in response to said clock pulses during the presence of said scanning pulse.
Claim 4
Dependent Claim
166 words
An integrated circuit chip as claimed in claim 2, wherein said plurality of second data loading means comprise: means for forming a linear feedback shift register with said second flip-flops during said test mode; and means operable during said test mode for loading said scan data into said second flip-flops and subsequently loading said output data of said logic circuit into said second flip-flops to generate said serial output from an output end of the shift register to permit the serial output to be observed by a test circuit and operable during said normal mode for exclusively loading the output data of said logic circuit into said second flip-flops to generate said parallel outputs therefrom, said second flip-flops being responsive to second clock pulses having a frequency equal to the frequency of said first-mentioned clock pulses and phase delayed with respect to the phase of the first clock pulses by an amount equal to a propagation delay in said logic circuit to generate said serial output.
Claim 5
Dependent Claim
166 words
An integrated circuit chip as claimed in claim 1, wherein said plurality of second data loading means comprise: means for forming a linear feedback shift register with said second flip-flops during said test mode; and means operable during said test mode for loading said scan data into said second flip-flops and subsequently loading said output data of said logic circuit into said second flip-flops to produce said serial output from an output end of said shift register to permit the serial output to be observed by a test circuit and operable during said normal mode for exclusively loading the output data of said logic circuit into said second flip-flops to generate said parallel outputs therefrom, said second flip-flops being responsive to second clock pulses having a frequency equal to the frequency of said first-mentioned clock pulses and phase delayed with respect to the phase of the first clock pulses by an amount equal to a propagation delay in said logic circuit to generate said serial output.
References Cited (Backward Citations)
US4063080A
Cited
US4553090A
Cited
US4602349A
Cited
US4613970A
Cited
US4588944A
Cited
US4580137A
Cited
US4554664A
Cited
US4697267A
Cited
US4733405A
Cited
US4701920A
Cited
US4680761A
Cited
US4718065A
Cited
US4780874A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-01-15 | 1993-07-17 | 1994-01-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-01-15 | 1997-07-17 | 1998-01-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-01-15 | 2001-07-17 | 2002-01-16 | $7700.00 | Window Closed / Lapsed |