Patent US4894565A successfully refreshed from Google Patents.
US4894565A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Asynchronous digital arbiter
Assignee: AMI Semiconductor Inc
•
Filing: 1988-08-11
•
Granted: 1990-01-16
•
Expires: 2008-08-11
Abstract
Abstract An asynchronous digital arbiter circuit suitable for use in computer systems applications requiring fast asynchronous arbitration between two asynchronous inputs. The arbiter resolves which of two input signals is to be granted access, and provides a busy signal to the source of the other input signal. The arbiter consists solely of standard digital logic circuit elements including logic gates, flip-flops, and inverters.
Inventors
- 👤 Douglas E. Marquardt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:33
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
303 words
An asynchronous arbiter comprising: first and second input terminals for receiving the asynchronous signals to be arbitrated; a first flip-flop having an input terminal connected by an inverter to the first input terminal, and having a clock terminal, an output terminal, an inverted output terminal, and a reset terminal; a second flip-flop having an input terminal connected by an inverter to the second input terminal, and having a clock terminal, an output terminal, an inverted output terminal, and a reset terminal; a first and second output logic means each having an output terminal and input terminals; a logic means having input terminals and output terminals; means connecting each of the first and second input terminals to, respectively, a first and a second input terminal of the logic means; means connecting the inverted output terminals of the first and second flip-flops to, respectively, a third and a fourth input terminal of the logic means; means connecting the input terminal of the first flip-flop to a first input terminal of the second output logic means; means connecting the input terminal of the second flip-flop to a first input terminal of the first output logic means; means connecting a first output terminal of the logic means to the clock terminals of the first and second flip-flops; means connecting a second output terminal of the logic means to a second input terminal of, respectively, the first and second output logic means; means connecting the output terminal of the first flip-flop to a third input terminal of, respectively, the first and second output logic means; and means connecting the output terminal of the second flip-flop to a fourth input terminal of the first output logic means, so the output terminals of the first and second output logic means provide arbitrating signals between the first and second input signals.
Claim 2
Dependent Claim
303 words
An asynchronous arbiter comprising: first and second input terminals for receiving the asynchronous signals to be arbitrated; a first flip-flop having an input terminal connected by an inverter to the first input terminal, and having a clock terminal, an output terminal, an inverted output terminal, and a reset terminal; a second flip-flop having an input terminal connected by an inverter to the second input terminal, and having a clock terminal, an output terminal, an inverted output terminal, and a reset terminal; a first and second output logic means each having an output terminal and input terminals; a logic means having input terminals and output terminals; means connecting each of the first and second input terminals to, respectively, a first and a second input terminal of the logic means; means connecting the inverted output terminals of the first and second flip-flops to, respectively, a third and a fourth input terminal of the logic means; means connecting the input terminal of the first flip-flop to a first input terminal of the second output logic means; means connecting the input terminal of the second flip-flop to a first input terminal of the first output logic means; means connecting a first output terminal of the logic means to the clock terminals of the first and second flip-flops; means connecting a second output terminal of the logic means to a second input terminal of, respectively, the first and second output logic means; means connecting the output terminal of the first flip-flop to a third input terminal of, respectively, the first and second output logic means; and means connecting the output terminal of the second flip-flop to a fourth input terminal of the first output logic means, so the output terminals of the first and second output logic means provide arbitrating signals between the first and second input signals.
Claim 3
Dependent Claim
71 words
The arbiter of claim 1, further comprising a reset means having three reset input terminals and a reset output terminal, two of the reset input terminals being connected, respectively, to the output terminals of the first ad second output logic means, and the reset output terminal being connected to the reset terminals of the first and second flip-flops; and the third reset input terminal being capable of receiving a reset signal.
Claim 4
Dependent Claim
15 words
The arbiter of claim 1, wherein the second output logic means comprises a NAND gate.
Claim 5
Dependent Claim
100 words
The arbiter of claim 1, wherein the first output logic means comprises first and second NAND gates, the first NAND gate having two input terminals which are the third and fourth input terminals of the first output logic means, and having an output terminal; the second NAND gate having four input terminals the first of which is connected to the output of the first NAND gate and the remainder of which are the first, second, and fourth input terminals of the first output logic means; and having an output terminal which is the output terminal of the first logic means.
Claim 6
Dependent Claim
120 words
The arbiter of claim 1, wherein the logic means comprises: a NAND gate having two input terminals which are the first and second input terminals of the logic means, and having an output terminal; an AND gate having two input terminals which are the third and fourth input terminals of the logic means, and having an output terminal; a second NAND gate having two input terminals which are connected to, respectively, the output terminals of the first AND gate and the NAND gate, and having an output terminal connected to the second output terminal of the logic means; and an inverter connected between the output terminal of the second NAND gate and the first output terminal of the logic means.
Claim 7
Dependent Claim
37 words
The arbiter of claim 1, further comprising two inverters connected in series in the means connecting, respectively, the inverted outputs of the first and second flip-flops to the third and fourth input terminals of the logic means.
Claim 8
Dependent Claim
26 words
The arbiter of claim 1, wherein the clock terminals of the first and second flip-flops are both connected to an output terminal of the logic means.
Claim 9
Dependent Claim
14 words
The arbiter of claim 1, wherein the first and second flip-flops are D-type flip-flops.
Claim 10
Dependent Claim
12 words
The arbiter of claim 1, wherein the arbiter is an integrated circuit.
Claim 11
Dependent Claim
150 words
An asynchronous arbiter comprising: a first memory element for receiving and storing a first input signal; a second memory element for receiving and storing a second input signal a logic means; means for providing the stored contents of the first and second memory elements to the logic means; first output logic means for inhibiting the first input signal; second output logic means for inhibiting the second input signal; means for providing an output of the logic means to the first and second memory elements so as to change the stored contents of the memory elements; means for providing an output of the logic means to the first and second output logic means; means for providing the stored contents of the first memory element to both the first and second output logic means; and means for providing the stored contents of the second memory element to the first output logic means.
Claim 12
Dependent Claim
150 words
An asynchronous arbiter comprising: a first memory element for receiving and storing a first input signal; a second memory element for receiving and storing a second input signal a logic means; means for providing the stored contents of the first and second memory elements to the logic means; first output logic means for inhibiting the first input signal; second output logic means for inhibiting the second input signal; means for providing an output of the logic means to the first and second memory elements so as to change the stored contents of the memory elements; means for providing an output of the logic means to the first and second output logic means; means for providing the stored contents of the first memory element to both the first and second output logic means; and means for providing the stored contents of the second memory element to the first output logic means.
Claim 13
Dependent Claim
22 words
The arbiter of claim 10 further comprising means for resetting the state of the contents of the first and second memory elements.
Claim 14
Dependent Claim
32 words
The arbiter of claim 10 wherein the means for providing an output of the logic means to the first and second memory elements is a clock signal provided to the memory elements.
Claim 15
Dependent Claim
20 words
The arbiter of claim 10 further comprising means for providing the first and second input signals to the logic means.
Claim 16
Dependent Claim
34 words
The arbiter of claim 10, further comprising means for providing the first input signal to the second output logic means, and means for providing the second input signal to the first output logic means.
Claim 17
Dependent Claim
15 words
The arbiter of claim 10, wherein the first and second memory elements are D-type flip-flops.
Claim 18
Dependent Claim
12 words
The arbiter of claim 10, wherein said arbiter is an integrated circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-01-15 | 1993-07-17 | 1994-01-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-01-15 | 1997-07-17 | 1998-01-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-01-15 | 2001-07-17 | 2002-01-16 | $7700.00 | Window Closed / Lapsed |