Patent US4890279A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4890279A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiplexer and computer network using the same

Assignee: Pacific Bell Corp
•
Filing: 1988-09-26
•
Granted: 1989-12-26
•
Expires: 2008-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved computer network multiplexer is disclosed. In a computer network based on the multiplexer, a master computer can communicate with a plurality of slave computers such that each slave computer receives all data sent by other slave computers to the master computer.

Inventors

  • 👤 Daniel P. Lubarsky

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 12:39
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/46; H04L12/4604; H04L12/462; H04L12/4625; H04L12/40; H04L12/403

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 225 words
A multiplexer circuit for coupling a plurality of data processors in a computer network such that each data processor receives all data transmitted by the other said data processors, said multiplexer circuit comprising: a plurality of slave port means, each said slave port means providing means for connecting said multiplexing circuit to a bi-directional communication link, each said slave port including means for receiving data on said bi-directional communication link and means for transmitting data on said bi-directional communication link; master port means, connected to each said slave port means, for combining data received by each said slave port means and for transmitting said combined data on a master bi-directional communication link, said master port means further comprising means for receiving data on said master bi-directional communication link and means for coupling the said data received on said master bi-directional communication link to the said transmitting means of each said slave port means; and loopback means connected to said master port means by said master bi-directional communication link for receiving data transmitted by said master port means on said master bi-directional communication link and for transmitting the data so received on said master bi-directional communication link back to said master port means on said master bi-directional communication link such that said data is received by said master port means on said master bi-directional communication link.
Claim 2
Dependent Claim 225 words
A multiplexer circuit for coupling a plurality of data processors in a computer network such that each data processor receives all data transmitted by the other said data processors, said multiplexer circuit comprising: a plurality of slave port means, each said slave port means providing means for connecting said multiplexing circuit to a bi-directional communication link, each said slave port including means for receiving data on said bi-directional communication link and means for transmitting data on said bi-directional communication link; master port means, connected to each said slave port means, for combining data received by each said slave port means and for transmitting said combined data on a master bi-directional communication link, said master port means further comprising means for receiving data on said master bi-directional communication link and means for coupling the said data received on said master bi-directional communication link to the said transmitting means of each said slave port means; and loopback means connected to said master port means by said master bi-directional communication link for receiving data transmitted by said master port means on said master bi-directional communication link and for transmitting the data so received on said master bi-directional communication link back to said master port means on said master bi-directional communication link such that said data is received by said master port means on said master bi-directional communication link.
Claim 3
Dependent Claim 29 words
The multiplexer circuit of claim 1 wherein said combining means included in said master port means comprises means for ORing the data received by each said slave port means.
Claim 4
Dependent Claim 253 words
A computer network comprising: a plurality of data processors and multiplexing means, said multiplexing means comprising means for coupling said data processors, said multiplexer means including a plurality of slave port means, each said slave port means providing means for connecting said multiplexing means to a bi-directional communication link, each said slave port including means for receiving data on said bi-directional communication link and means for transmitting data on said bi-directional communication link; master port means, connected to each said slave port means, for combining data received by each said slave port means and for transmitting said combined data on a master bi-directional communication link, said master port means further comprising means for receiving data on said master bi-directional communication link and means for coupling the said data received on said master bi-directional communication link to the said transmitting means of each said slave port means; and loopback means connected to said master port means by said master bi-directional communication link for receiving data transmitted by said master port means on said master bi-directional communication link and for transmitting the data so received on said master bi-directional communication link back to said master port means on said master bi-directional communication link such that said data is received by said master port means on said master bi-directional communication link, wherein each at least three of said data processors are coupled to three different said slave port means of said multiplexer means, each said data processor being so coupled by a said bi-directional communication link.
Claim 5
Dependent Claim 253 words
A computer network comprising: a plurality of data processors and multiplexing means, said multiplexing means comprising means for coupling said data processors, said multiplexer means including a plurality of slave port means, each said slave port means providing means for connecting said multiplexing means to a bi-directional communication link, each said slave port including means for receiving data on said bi-directional communication link and means for transmitting data on said bi-directional communication link; master port means, connected to each said slave port means, for combining data received by each said slave port means and for transmitting said combined data on a master bi-directional communication link, said master port means further comprising means for receiving data on said master bi-directional communication link and means for coupling the said data received on said master bi-directional communication link to the said transmitting means of each said slave port means; and loopback means connected to said master port means by said master bi-directional communication link for receiving data transmitted by said master port means on said master bi-directional communication link and for transmitting the data so received on said master bi-directional communication link back to said master port means on said master bi-directional communication link such that said data is received by said master port means on said master bi-directional communication link, wherein each at least three of said data processors are coupled to three different said slave port means of said multiplexer means, each said data processor being so coupled by a said bi-directional communication link.

References Cited (Backward Citations)

US4649533A Cited
US4663759A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-12-25 1993-06-26 1993-12-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-12-25 1997-06-26 1997-12-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-12-25 2001-06-26 2001-12-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag