Patent US4890067A successfully refreshed from Google Patents.
US4890067A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Common base configuration for an fT doubler amplifier
Assignee: Tektronix Inc
•
Filing: 1989-04-13
•
Granted: 1989-12-26
•
Expires: 2009-04-13
Abstract
Abstract An f T doubler amplifier having a Darlington type common base stage is provided wherein the fast current contributions from the f T doubler are passed through the slow path of the Darlington common base stage, and the slow current contributions from the f T doubler are passed through the fast path of the Darlington common base in order that the delay of each current contribution is more closely matched. In this way, the distributed nature of the amplifier and resultant phase distortion are minimized and transient response is improved.
Inventors
- 👤 James S. Lamb
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:53
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45197; H03F3/4508; H03F3/45098; H03F3/45103; H03F2203/00; H03F2203/45; H03F2203/45024; H03F2203/45031
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
83 words
An f T doubler amplifier comprising: (a) an f T doubler stage having an input for receiving a differential input voltage, a pair of inner collectors for providing a first differential current and a pair of outer collectors for providing a second differential current; and (b) a Darlington common base stage having a pair of inner emitters for receiving the second differential current, a pair of outer emitters for receiving the first differential current, and an output for providing a differential output current.
Claim 2
Dependent Claim
83 words
An f T doubler amplifier comprising: (a) an f T doubler stage having an input for receiving a differential input voltage, a pair of inner collectors for providing a first differential current and a pair of outer collectors for providing a second differential current; and (b) a Darlington common base stage having a pair of inner emitters for receiving the second differential current, a pair of outer emitters for receiving the first differential current, and an output for providing a differential output current.
Claim 3
Dependent Claim
60 words
An f T doubler amplifier as in claim 1 wherein the f T doubler stage is of the Darlington type, and the pair of outer collectors are coupled to the pair of inner emitters of the Darlington common base stage and the pair of inner collectors are coupled to the pair of outer emitters of the Darlington common base stage.
Claim 4
Dependent Claim
62 words
An f T doubler amplifier as in claim 1 wherein the f T doubler stage is of the series input-parallel output type, and the pair of outer collectors are coupled to the pair of inner emitters of the Darlington common base stage and the pair of inner collectors are cross-coupled to the pair of outer emitters of the Darlington common base stage.
Claim 5
Dependent Claim
28 words
An f T doubler amplifier as in claim 1 further comprising a pair of load resistors for receiving the differential output current to form a differential output voltage.
Claim 6
Dependent Claim
214 words
A differential amplifier comprising: (a) N differential amplifier stages each having an input, an output, and a pair of emitter terminals coupled to a pair of constant current sources, the emitter terminals of one stage being coupled to the inputs of another amplifier stage to form a series of cascaded amplifier stages, the input to the first amplifier stage receiving a differential input voltage, wherein N is an integer greater than two; and (b) a Darlington common base stage having a pair of N transistors each having a base, an emitter, and a collector, the emitters of one transistor being coupled to the base of another transistor to form a series of coupled transistors, the base of the first transistor in each pair being coupled to a constant reference voltage, the emitters from the first transistor in each pair being coupled to the output from the last differential amplifier stage, the emitters from the second transistor in each pair being coupled to the output from the next-to-last differential amplifier stage, the coupling being repeated in sequence until the emitters from the last transistor in each pair are coupled to the output from the first amplifier stage, the collectors of each pair of N transistors being respectively coupled together to form a differential output current.
Claim 7
Dependent Claim
214 words
A differential amplifier comprising: (a) N differential amplifier stages each having an input, an output, and a pair of emitter terminals coupled to a pair of constant current sources, the emitter terminals of one stage being coupled to the inputs of another amplifier stage to form a series of cascaded amplifier stages, the input to the first amplifier stage receiving a differential input voltage, wherein N is an integer greater than two; and (b) a Darlington common base stage having a pair of N transistors each having a base, an emitter, and a collector, the emitters of one transistor being coupled to the base of another transistor to form a series of coupled transistors, the base of the first transistor in each pair being coupled to a constant reference voltage, the emitters from the first transistor in each pair being coupled to the output from the last differential amplifier stage, the emitters from the second transistor in each pair being coupled to the output from the next-to-last differential amplifier stage, the coupling being repeated in sequence until the emitters from the last transistor in each pair are coupled to the output from the first amplifier stage, the collectors of each pair of N transistors being respectively coupled together to form a differential output current.
Claim 8
Dependent Claim
26 words
An differential amplifier as in claim 5 further comprising a pair of load resistors for receiving the differential output current to form a differential output voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-12-25 | 1993-06-26 | 1993-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-12-25 | 1997-06-26 | 1997-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-12-25 | 2001-06-26 | 2001-12-26 | $7700.00 | Window Closed / Lapsed |