US4890010A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Matched current source serial bus driver
Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1988-12-22
•
Granted: 1989-12-26
•
Expires: 2008-12-22
Abstract
Abstract A matched current source bus driver circuit providing time and magnitude matched currents as sources and sinks to a pair of serial bus lines. A reference current path is established in transistors which are structurally mirrored to the devices sourcing and sinking bus line currents. Time regulated switching of the reference current ensures RF suppression while maintaining the match of the source and sink current sources driving the bus. Selective decoupling during a loss of circuit ground condition eliminates spurious injection of current into either bus line.
Inventors
- 👤 Alexander J. Neudeck
- 👤 Ernest W. Cordan, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 09:36
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/56; G05F1/577; G05F1/585; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
121 words
A CMOS integrated circuit bus driving transmitter, comprising: a first current path between high and low supply voltages including a serial connection of a p-channel reference transistor and a n-channel reference transistor; a first current source connected to conduct between the high supply voltage and a high line of the bus in matched response to a control signal shared with the p-channel reference transistor; a second current source connected to conduct between the low supply voltage and a low line of the bus, complementary to the high line of the bus, in matched response to a control signal shared with the n-channel reference transistor; and means for selectively enabling current flow in the first path at a controlled rate of change.
Claim 2
Dependent Claim
121 words
A CMOS integrated circuit bus driving transmitter, comprising: a first current path between high and low supply voltages including a serial connection of a p-channel reference transistor and a n-channel reference transistor; a first current source connected to conduct between the high supply voltage and a high line of the bus in matched response to a control signal shared with the p-channel reference transistor; a second current source connected to conduct between the low supply voltage and a low line of the bus, complementary to the high line of the bus, in matched response to a control signal shared with the n-channel reference transistor; and means for selectively enabling current flow in the first path at a controlled rate of change.
Claim 3
Dependent Claim
58 words
The apparatus recited in claim 1, wherein: the first current source is a p-channel transistor which is dimensionally matched and connected to the p-channel reference transistor to operate as a current mirror; and the second current source is a n-channel transistor which is dimensionally matched and connected to the n-channel reference transistor to operate as a current mirror.
Claim 4
Dependent Claim
61 words
The apparatus recited in claim 2 further comprising: first and second functionally matched resistive elements connected respectively between the high supply voltage and the p-channel reference transistor and the p-channel first current source transistor; and third and fourth functionally matched resistive elements connected respectively between the low supply voltage and the n-channel reference transistor and the n-channel second current source transistor.
Claim 5
Dependent Claim
44 words
The apparatus recited in claim 3, further comprising: means for detecting when the voltage on the low line of the bus is in the range of the low supply voltage or below, and disabling current flow through the n-channel second current source responsive thereto.
Claim 6
Dependent Claim
30 words
The apparatus recited in claim 4, further comprising in the first current path a fifth resistive element suitable to establish the magnitude of the current in the first current path.
Claim 7
Dependent Claim
26 words
The apparatus recited in claim 5, wherein the means for selectively enabling current flow is a switched transistor connected in series with the fifth resistive element.
Claim 8
Dependent Claim
71 words
The apparatus recited in claim 2, further comprising: first switching means for selectively pulling the p-channel reference transistor to the level of the high supply voltage; second switching means for selectively pulling the n-channel reference transistor to the level of the low supply voltage; and logic for synchronizing the operations of the means for selectively enabling current flow in the first path, the first switching means, and the second switching means.
Claim 9
Dependent Claim
71 words
The apparatus recited in claim 6, further comprising: first switching means for selectively pulling the p-channel reference transistor to the level of the high supply voltage; second switching means for selectively pulling the n-channel reference transistor to the level of the low supply voltage; and logic for synchronizing the operations of the means for selectively enabling current flow in the first path, the first switching means, and the second switching means.
Claim 10
Dependent Claim
44 words
The apparatus recited in claim 7, wherein the logic for synchronizing is threshold responsive to a control signal driving the means for selectively enabling current flow in the first path, to enable pulling when the control signal substantially disables the means for selectively enabling.
Claim 11
Dependent Claim
44 words
The apparatus recited in claim 8, wherein the logic for synchronizing is threshold responsive to a control signal driving the means for selectively enabling current flow in the first path, to enable pulling when the control signal substantially disables the means for selectively enabling.
Claim 12
Dependent Claim
24 words
The apparatus recited in claim 9, wherein the first switching means includes a p-channel transistor and the second switching means includes an n-channel transistor.
Claim 13
Dependent Claim
24 words
The apparatus recited in claim 10, wherein the first switching means includes a p-channel transistor and the second switching means includes an n-channel transistor.
References Cited (Backward Citations)
US4429384A
Cited
US4320521A
Cited
US4613770A
Cited
US4614882A
Cited
US4659944A
Cited
US4622482A
Cited
US4739323A
Cited
US4827159A
Cited
US4823029A
Cited
US4818901A
Cited
US4814642A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-12-25 | 1993-06-26 | 1993-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-12-25 | 1997-06-26 | 1997-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-12-25 | 2001-06-26 | 2001-12-26 | $7700.00 | Window Closed / Lapsed |