Patent US6314490B1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US4878034A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital protection circuit and method for linear amplifier

Assignee: Elantec Semiconductor LLC
•
Filing: 1989-03-27
•
Granted: 1989-10-31
•
Expires: 2009-03-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An overload protection circuit for a disableable amplifier includes a sensing resistor connected to provide indication of the current supplied to the amplifier and includes logic circuitry for producing a disabling control signal for a selected time interval following detection of the overload condition of the amplifier.

Inventors

  • 👤 William H. Gross
  • 👤 James B. Cecil

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 04:39
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/52

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 251 words
A circuit for controlling operation of an amplifier which receives operating current and which has a control input for disabling the amplification of an applied signal in response to a signal applied to the control input thereof, the circuit comprising: p1 resistor means connected to supply operating current to the amplifier for producing a voltage drop thereacross representative of the operating current supplied thereto; comparator means coupled to receive said voltage drop for producing an output in response to said voltage drop exceeding a selected level; trigger means coupled to receive the output from said comparator means for operating in response thereto in one of two logic states, said trigger means including an input for receiving an input applied thereto to activate operation thereof in another of said two logic states; timing means operable for a selected time interval in response to a signal applied thereto, said timing means being coupled to said trigger means and producing an output indicative of operation thereof for said time interval in response to said trigger means operating in said one logic state; means coupling the output of said timing means to said input of said trigger means to activate operation thereof in said other logic state; and gating means coupled to said trigger means and to said timing means for producing the signal for application to the control input to disable the amplifier in response to said trigger means operating in said one logic state or said timing means operating in said timing interval.
Claim 2
Dependent Claim 251 words
A circuit for controlling operation of an amplifier which receives operating current and which has a control input for disabling the amplification of an applied signal in response to a signal applied to the control input thereof, the circuit comprising: p1 resistor means connected to supply operating current to the amplifier for producing a voltage drop thereacross representative of the operating current supplied thereto; comparator means coupled to receive said voltage drop for producing an output in response to said voltage drop exceeding a selected level; trigger means coupled to receive the output from said comparator means for operating in response thereto in one of two logic states, said trigger means including an input for receiving an input applied thereto to activate operation thereof in another of said two logic states; timing means operable for a selected time interval in response to a signal applied thereto, said timing means being coupled to said trigger means and producing an output indicative of operation thereof for said time interval in response to said trigger means operating in said one logic state; means coupling the output of said timing means to said input of said trigger means to activate operation thereof in said other logic state; and gating means coupled to said trigger means and to said timing means for producing the signal for application to the control input to disable the amplifier in response to said trigger means operating in said one logic state or said timing means operating in said timing interval.
Claim 3
Dependent Claim 23 words
A circuit as in claim 1 wherein: said comparator means includes means producing a source of reference voltage that establishes said selected level.
Claim 4
Dependent Claim 60 words
A circuit as in claim 1 wherein: said timing means includes a monostable circuit having an astable timing state and a stable state, and said gating means includes an OR-logic circuit for producing said signal to disable the amplifier in response to the timing means operating in the astable state or the trigger means operating in said one logic state.

References Cited (Backward Citations)

US4481553A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-30 1993-05-01 1993-10-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-30 1997-05-01 1997-10-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-30 2001-05-01 2001-10-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag