Patent US4874965A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4874965A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuital device for the power-on reset of digital integrated circuits in MOS technology

Assignee: STMicroelectronics SRL
•
Filing: 1987-11-25
•
Granted: 1989-10-17
•
Expires: 2007-11-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A power-on reset circuit for supplying a reset pulse when a supply voltage rises above a preset threshold includes a reference voltage generator connected between the supply voltage and ground for supplying a reference signal having a constant preset value when the supply voltage is greater than the preset threshold. A supply follower provides an input signal which follows the supply voltage with a preset reduction factor. A bistable comparator having a first input driven by the reference signal and a second input driven by the input signal switches from a first state to a second state when the input signal exceeds the reference signal.

Inventors

  • 👤 Giovanni Campardo
  • 👤 David Novosel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 23:35
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/22; H03K17/223; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356008

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 150 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said reference voltage generator comprises two depletion transistors coupled in series between the supply voltage and the ground, each having their gate connected to the ground, the node between said two transistors providing said reference signal.
Claim 2
Dependent Claim 150 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said reference voltage generator comprises two depletion transistors coupled in series between the supply voltage and the ground, each having their gate connected to the ground, the node between said two transistors providing said reference signal.
Claim 3
Dependent Claim 155 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said supply follower comprises two natural transistor, each one being connected as a diode, coupled in series to one another and acting as load for a depletion transistor with grounded gate, the drain of said depletion transistor providing said input signal.
Claim 4
Dependent Claim 155 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said supply follower comprises two natural transistor, each one being connected as a diode, coupled in series to one another and acting as load for a depletion transistor with grounded gate, the drain of said depletion transistor providing said input signal.
Claim 5
Dependent Claim 185 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said bistable comparator comprises four natural transistors, arranged in pairs with the transistors of each pair connected in series between the supply voltage and the ground, the transistors connected to the supply voltage having their gates driven respectively by said reference signal and by said input signal, the transistors connected to the ground having their gates each respectively connected to the drain of the other transistor of the ground connected transistors.
Claim 6
Dependent Claim 185 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; wherein said bistable comparator comprises four natural transistors, arranged in pairs with the transistors of each pair connected in series between the supply voltage and the ground, the transistors connected to the supply voltage having their gates driven respectively by said reference signal and by said input signal, the transistors connected to the ground having their gates each respectively connected to the drain of the other transistor of the ground connected transistors.
Claim 7
Dependent Claim 136 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; and fur her comprising an auxiliary stage, driven by the state of said bistable comparator, improving the switching speed of said bistable comparator.
Claim 8
Dependent Claim 136 words
A power-on reset circuit for providing a reset pulse when the supply voltage rises above a preset threshold, said circuit comprising: (a) a reference voltage generator connected between the supply voltage and the ground, supplying a reference signal having a constant preset value when the supply voltage is higher than the preset threshold; (b) a supply follower providing an input signal which follows the supply voltage with a preset reduction factor; (c) a bistable comparator having a first input driven by said reference signal and a second input driven by said input signal and switching from a first initially assumed state to a second state when the input signal exceeds the reference signal; and fur her comprising an auxiliary stage, driven by the state of said bistable comparator, improving the switching speed of said bistable comparator.
Claim 9
Dependent Claim 42 words
A power-on reset circuit according to claim 4, whereas said auxiliary stage comprises a depletion transistor and an enhancement transistor coupled in series between the supply voltage and the ground, the gates whereof are connected to respective outputs of said bistable comparator.
Claim 10
Dependent Claim 27 words
A power-on reset circuit according to any one of claims 1-4 wherein said circuit is for the power on reset of logical integrated circuits in NMOS technology.

References Cited (Backward Citations)

US3753011A Cited
US4309627A Cited
US4385245A Cited
US4441039A Cited
US4607178A Cited
US4585957A Cited
US4695753A Cited
US4654547A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-16 1993-04-17 1993-10-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-16 1997-04-17 1997-10-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-16 2001-04-17 2001-10-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag