Patent US3725518A successfully refreshed from Google Patents.
Patent US4055901A successfully refreshed from Google Patents.
Patent US4870569A successfully refreshed from Google Patents.
US4870569A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vector access control system
Assignee: Fujitsu Ltd
•
Filing: 1986-11-13
•
Granted: 1989-09-26
•
Expires: 2006-11-13
Abstract
Abstract A vector access control system for a computer system is provided, including vector registers and a memory access pipeline function unit having an indirect address match checking circuit for detecting a coincidence between data of elements accessed by a plurality of indirect address data. An access to a main storage is carried out by adding a plurality of data, which are read from the vector registers and are necessary for an indirect address access, to a leading address. When a coincidence of data of elements and a resultant conflict between access requests to the main storage is detected by the indirect address match checking circuit, only a predetermined access request in the conflicting access requests is allowed.
Inventors
- 👤 Shoji Nakatani
- 👤 Kazushi Sakamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:59
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8053; G06F15/8061; G06F12/00; G06F12/02; G06F12/0207
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
181 words
A vector access control system for a computer system, said vector access control system comprising: a main storage; a memory control unit for controlling said main storage; and a vector unit, including vector registers and a memory access pipeline function unit having an indirect address match checking circuit for detecting a coincidence between addresses of elements of vectors accessed by a plurality of indirect address information, each of the addresses being an indirect address value equal to a value read from one of said vector registers plus a leading address having an integer value, wherein an access to said main storage is carried out by adding a plurality of data, which are read from said vector registers and are necessary for an indirect address access, to a leading address, and wherein, when a coincidence of addresses of elements and a resultant conflict between access requests to the main storage is detected by said indirect address match checking circuit, only a predetermined access request in said conflicting access requests is allowed, other access requests conflicting therewith being treated as having completed execution.
Claim 2
Dependent Claim
181 words
A vector access control system for a computer system, said vector access control system comprising: a main storage; a memory control unit for controlling said main storage; and a vector unit, including vector registers and a memory access pipeline function unit having an indirect address match checking circuit for detecting a coincidence between addresses of elements of vectors accessed by a plurality of indirect address information, each of the addresses being an indirect address value equal to a value read from one of said vector registers plus a leading address having an integer value, wherein an access to said main storage is carried out by adding a plurality of data, which are read from said vector registers and are necessary for an indirect address access, to a leading address, and wherein, when a coincidence of addresses of elements and a resultant conflict between access requests to the main storage is detected by said indirect address match checking circuit, only a predetermined access request in said conflicting access requests is allowed, other access requests conflicting therewith being treated as having completed execution.
Claim 3
Dependent Claim
55 words
A vector access control system according to claim 1, wherein said predetermined access request is a first access request in said conflicting access requests when a load operation of said main storage is requested, data read upon execution of the first access request being supplied as read data for the other access requests conflicting therewith;
Claim 4
Dependent Claim
53 words
A vector access control system according to claim 1, wherein said predetermined access request is a last access request in said conflicting access requests when a store operation of said main storage is requested, the other access requests conflicting therewith being treated as having completed execution without any other store operation being executed.
Claim 5
Dependent Claim
144 words
A vector access control system according to claim 1, wherein said vector unit further comprises means for generating accesses of said main storage for a plurality of vector elements simultaneously in parallel, wherein accesses for vector elements in one of the vectors are executed in order of vector element number, wherein upon detection of the resultant conflict between access requests for elements of the same vector, if the conflicting access requests are for a load operation, only the access request for a smallest conflicting vector element number is executed and read data resulting therefrom is supplied as data in response to all of the conflicting access requests and if the conflicting access requests are for a store operation, the access requests for a largest vector element number is executed to store data in said main storage corresponding to all of the conflicting access requests.
Claim 6
Dependent Claim
39 words
A vector access control system according to claim 1, wherein said indirect address match checking circuit compares a plurality of indirect address information read from said vector registers to detect the coincidence between the addresses of elements of vectors.
References Cited (Backward Citations)
US4028663A
Cited
US4435765A
Cited
US4541046A
Cited
US4441153A
Cited
US4644467A
Cited
US4639862A
Cited
US4697235A
Cited
US4661900A
Cited
US4680730A
Cited
US4665479A
Cited
US4638429A
Cited
US4760545A
Cited
US4648065A
Cited
US4733344A
Cited
US4745545A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-25 | 1993-03-27 | 1993-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-25 | 1997-03-27 | 1997-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-25 | 2001-03-27 | 2001-09-26 | $7700.00 | Window Closed / Lapsed |