Patent US4868640A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4868640A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated optoelectronic circuit

Assignee: NEC Corp
•
Filing: 1988-01-29
•
Granted: 1989-09-19
•
Expires: 2008-01-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated optoelectronic circuit includes a pair of external terminals through one of which a bias voltage is applied to such an optical device as a light emitting element and a light receiving element and through the remaining one of which an optical current is flowed from the optical device. Each of the external terminals is connected through such a resistor as a thick film element to the optical device. The resistor is electrically cut when a light axis coupling of the optical fiber to the optical device is finished to be adjusted so that the affection of noise carried on the external terminals is reduced to the optical and electronic device.

Inventors

  • 👤 Toshifumi Shine

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 09:16
CPC Classifications
G; G02; G02B; G02B6/00; G02B6/24; G02B6/42; G02B6/4201; G02B6/4219; G02B6/422; G02B6/4227; G02B6/4202; H; H10; H10W; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 126 words
An integrated optoelectronic circuit comprising: a substrate on which electrical leads are disposed; an electro-optical device for emitting light in response to a bias voltage applied thereto mounted on said substrate and electrically connected to said leads; an electronic device mounted on said substrate and electrically connected through said leads to said electro-optical device; a pair of external terminals extending from the substrate and electrically connected through said leads to said electro-optical device for applying the bias voltage to said electro-optical device; and resistance elements disposed on said substrate respectively electrically connecting each of said external terminals with said leads, said resistance elements being severable to disconnect said external terminals from said leads after adjustment of light coupling between an optical fiber and said electro-optical device.
Claim 2
Dependent Claim 126 words
An integrated optoelectronic circuit comprising: a substrate on which electrical leads are disposed; an electro-optical device for emitting light in response to a bias voltage applied thereto mounted on said substrate and electrically connected to said leads; an electronic device mounted on said substrate and electrically connected through said leads to said electro-optical device; a pair of external terminals extending from the substrate and electrically connected through said leads to said electro-optical device for applying the bias voltage to said electro-optical device; and resistance elements disposed on said substrate respectively electrically connecting each of said external terminals with said leads, said resistance elements being severable to disconnect said external terminals from said leads after adjustment of light coupling between an optical fiber and said electro-optical device.
Claim 3
Dependent Claim 19 words
An integrated optoelectronic circuit according to claim 1 wherein each of said resistance elements is a thick film resistor.
Claim 4
Dependent Claim 15 words
An integrated optoelectronic circuit according to claim 1 wherein said substrate is a ceramic substrate.
Claim 5
Dependent Claim 17 words
An integrated optoelectronic circuit according to claim 1 wherein said electro-optical device is a light emitting diode.
Claim 6
Dependent Claim 135 words
An integrated optoelectronic circuit comprising: a substrate on which electrical leads are disposed; an electro-optical device for producing an electrical current in response to the application of light thereto mounted on said substrate and electrically connected to said leads; an electronic device mounted on said substrate and connected through said leads to said electro-optical device; a pair of external terminals extending from the substrate and electrically connected through said leads to said electro-optical device for monitoring the electrical current produced by said electro-optical device in response to the application of light; and resistance elements disposed on said substrate respectively electrically connecting each of said external terminals with said leads, said resistance elements being severable to disconnect said external terminals from said leads after adjustment of light coupling between an optical fiber and said electro-optical device.
Claim 7
Dependent Claim 135 words
An integrated optoelectronic circuit comprising: a substrate on which electrical leads are disposed; an electro-optical device for producing an electrical current in response to the application of light thereto mounted on said substrate and electrically connected to said leads; an electronic device mounted on said substrate and connected through said leads to said electro-optical device; a pair of external terminals extending from the substrate and electrically connected through said leads to said electro-optical device for monitoring the electrical current produced by said electro-optical device in response to the application of light; and resistance elements disposed on said substrate respectively electrically connecting each of said external terminals with said leads, said resistance elements being severable to disconnect said external terminals from said leads after adjustment of light coupling between an optical fiber and said electro-optical device.
Claim 8
Dependent Claim 19 words
An integrated optoelectronic circuit according to claim 5 wherein each of said resistance elements is a thick film resistor.
Claim 9
Dependent Claim 15 words
An integrated optoelectronic circuit according to claim 5 wherein said substrate is a ceramic substrate.
Claim 10
Dependent Claim 15 words
An integrated optoelectronic circuit according to claim 5 wherein said electro-optical device is a photodiode.

References Cited (Backward Citations)

US4561010A Cited
US4616655A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-09-18 1993-03-20 1993-09-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-09-18 1997-03-20 1997-09-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-09-18 2001-03-20 2001-09-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag