Patent US4868548A successfully refreshed from Google Patents.
US4868548A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock synchronization system
Assignee: Brooktree Broadband Holding Inc
•
Filing: 1987-09-29
•
Granted: 1989-09-19
•
Expires: 2007-09-29
Abstract
Abstract An apparatus and method of synchronizing data systems having different clock frequencies at a particular address. A first device receives first and second parallel data and outputs first serial data at a first particular clock frequency. A second device outputs second parallel data at a second particular clock frequency that is a submultiple at an integer "n" of the first particular clock frequency. The second parallel data is outputted in groups of "n" pieces of data. The address is combined with the integer "n" until the combination passes through a particular numerical value. This produces a first signal representative of the combination passing through the particular numerical value and a second signal representing an offset position less than "n" relative to the first serial data. The first and second signals control second parallel data to initiate the outputting of the second parallel data in accordance with the first signal and to offset the outputted second parallel data in accordance with the second signal. The offset second parallel data may then be merged with the first serial data beginning at the proper address.
Inventors
- 👤 David C. Gelvin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:19
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/08
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
236 words
Apparatus for synchronizing data between systems having different clock frequencies and with the data synchronized at an address defining a position on a screen in a video display, including first means for receiving first serial data at a first clock frequency, second means for producing first parallel data at a second clock frequency constituting a submultiple of the first clock frequency, the submultiple being defined by the integer "n", the first parallel data being produced in groups of "n", third means responsive to the address and to the integer "n" for successively producing successive numerical values at the address in accordance with the integer "n", fourth means coupled to the third means and responsive to the successive numerical values to produce a first signal when the successive numerical values reach a particular numerical value and to produce, for the first parallel data, a second signal representative of an offset position less than "n" relative to the first serial data, and fifth means coupled to the second and fourth means and responsive to the first parallel data produced in groups of "n" and responsive to the first and second signals for initiating the production of the first parallel data by the second means in accordance with the first signal and for offsetting the produced first parallel data in accordance with the second signal to synchronize the first parallel data with the first serial data at the address.
Claim 2
Dependent Claim
236 words
Apparatus for synchronizing data between systems having different clock frequencies and with the data synchronized at an address defining a position on a screen in a video display, including first means for receiving first serial data at a first clock frequency, second means for producing first parallel data at a second clock frequency constituting a submultiple of the first clock frequency, the submultiple being defined by the integer "n", the first parallel data being produced in groups of "n", third means responsive to the address and to the integer "n" for successively producing successive numerical values at the address in accordance with the integer "n", fourth means coupled to the third means and responsive to the successive numerical values to produce a first signal when the successive numerical values reach a particular numerical value and to produce, for the first parallel data, a second signal representative of an offset position less than "n" relative to the first serial data, and fifth means coupled to the second and fourth means and responsive to the first parallel data produced in groups of "n" and responsive to the first and second signals for initiating the production of the first parallel data by the second means in accordance with the first signal and for offsetting the produced first parallel data in accordance with the second signal to synchronize the first parallel data with the first serial data at the address.
Claim 3
Dependent Claim
68 words
The apparatus of claim 1 wherein the first means includes a digital-to-analog converter and a random access memory and wherein the first parallel data represents color information and wherein the digital-to-analog converter and the random access memory define a color palette to control the color information at individual color positions and wherein the controlled color information is produced as the first serial data at the first clock frequency.
Claim 4
Dependent Claim
27 words
The apparatus of claim 2 wherein the second means includes a random access memory for storing information representing a cursor to be overlayed on the color information.
Claim 5
Dependent Claim
66 words
The apparatus of claim 1 wherein the third means includes a down counter for successively substracting the integer "n" from the address to produce successively decreasing numerical values and wherein the the fourth means produces the first signal when a particular numerical value becomes zero and the second signal represents the difference between the particular numerical value and zero when the particular numerical value becomes zero.
Claim 6
Dependent Claim
40 words
The apparatus of claim 4 wherein the difference between the particular numerical value and zero when the particular numerical value becomes zero defines an integer representing an offset location for the second parallel data to produce synchronism at the address.
Claim 7
Dependent Claim
86 words
The apparatus of claim 1 wherein the fifth means includes a shift register responsive to the second parallel data and a plurality of "n" multiplexers and wherein each multiplexer is offset from the other multiplexers by at least one offset position constituting an integral submultiple of "n" and wherein the first signal controls the shift of the second parallel data from the shift register to one of the plurality of multiplexers and wherein the second signal controls the multiplexer which multiplexer receives the second parallel data.
Claim 8
Independent Claim
268 words
A method of synchronizing data between systems having different clock frequencies to provide a display of the data at a particular position on a screen in a video display, including the following steps: providing a first device for receiving first discrete parallel data and for outputting first discrete serial data at a first particular clock frequency, providing a second device for outputting second discrete parallel data at a second particular clock frequency forming a submultiple at an integer "n" of the first particular clock frequency, the second discrete parallel data being outputted in groups of "n" pieces of discrete data, selecting an address defining the particular position in the video display, successively changing the selected address in accordance with the integer "n" until the selected address reaches a particular numerical value to produce a first signal representative of the selected address reaching the particular numerical value and a second signal representing an offset position from "o" of the second discrete parallel data within the group "n" relative to the first discrete serial data, control the second discrete parallel data in accordance with the first and second signals to initiate the outputting of the second discrete parallel data in accordance with the first signal and to offset the outputted second discrete parallel data in accordance with the second signal, and inputing the initiated offset outputted second discrete parallel data at the second particular clock frequency to the first device to convert the second discrete parallel data to second discrete serial data for merging with the first discrete serial data at the selected address at the first particular clock frequency.
Claim 9
Independent Claim
268 words
A method of synchronizing data between systems having different clock frequencies to provide a display of the data at a particular position on a screen in a video display, including the following steps: providing a first device for receiving first discrete parallel data and for outputting first discrete serial data at a first particular clock frequency, providing a second device for outputting second discrete parallel data at a second particular clock frequency forming a submultiple at an integer "n" of the first particular clock frequency, the second discrete parallel data being outputted in groups of "n" pieces of discrete data, selecting an address defining the particular position in the video display, successively changing the selected address in accordance with the integer "n" until the selected address reaches a particular numerical value to produce a first signal representative of the selected address reaching the particular numerical value and a second signal representing an offset position from "o" of the second discrete parallel data within the group "n" relative to the first discrete serial data, control the second discrete parallel data in accordance with the first and second signals to initiate the outputting of the second discrete parallel data in accordance with the first signal and to offset the outputted second discrete parallel data in accordance with the second signal, and inputing the initiated offset outputted second discrete parallel data at the second particular clock frequency to the first device to convert the second discrete parallel data to second discrete serial data for merging with the first discrete serial data at the selected address at the first particular clock frequency.
Claim 10
Dependent Claim
70 words
The method of claim 7 wherein the first device includes a digital-to-analog converter and a random access memory and wherein the first discrete parallel data represents color information and wherein the digital-to-analog converter and the random access memory form a color palette to control the color information at individual color positions and wherein the controlled color information produced as the first discrete serial data at the first particular clock frequency.
Claim 11
Dependent Claim
27 words
The method of claim 8 wherein the second device includes a random access memory for storing information representing a cursor to be overlayed on the color information.
Claim 12
Dependent Claim
58 words
The method of claim 7 wherein the step of successively combining includes progressively subtracting the integer "n" from the selected address to produce progressively decreasing numerical values for the selected address and the particular numerical value for the selected address is zero and the second signal represents the offset position just after the particular numerical value becomes zero.
Claim 13
Dependent Claim
34 words
The method of claim 10 wherein the particular numerical value defines an integer representing the offset location of the second discrete parallel data from the selected address when the particular numerical value becomes zero.
Claim 14
Dependent Claim
90 words
The method of claim 7 wherein the step of controlling the second discrete parallel data includes providing a shift register responsive to the second discrete parallel data and providing a plurality of "n" multiplexers and wherein each multiplexer is offset from the other multiplexers by integral offset positions and wherein the first signal controlling the shift register shifts out the second discrete parallel data from the shift register to the multiplexers and wherein the second signal controls the particular one of the multiplexers which receives the second discrete parallel data.
Claim 15
Independent Claim
276 words
A method of synchronizing data, at a selected address defining a particulate position on a screen in a video display, between systems having different clock frequencies where one of the systems includes a first device for receiving first discrete parallel data and for outputting first discrete serial data at a first particular clock frequency and for receiving second discrete parallel data to be superimposed upon the first discrete parallel data, including the following steps: providing a second device for outputting the second discrete parallel data at a second particular clock frequency forming a submultiple at an integer "n" of the first particular clock frequency and outputing the second discrete parallel data in groups of "n" pieces of discrete data, successively reducing the selected address in accordance with the integer "n" until the selected address reaches a particular numerical value to produce a first signal representative of the selected address reaching the particular numerical value and a second signal representing an offset position less than "n" and displaced from the position at which the selected address reaches the particular numerical value, controlling the second discrete parallel data in accordance with the first and second signals to initiate the outputing of the second discrete parallel data in accordance with the production of the first signal and the displacement of the outputed second discrete parallel data in accordance with the second signal, and inputing the second discrete parallel data at the second particular clock frequency to the first device to convert the second discrete parallel data to second discrete serial data for merging at the displaced position at the first particular clock frequency with the first discrete serial data.
Claim 16
Independent Claim
276 words
A method of synchronizing data, at a selected address defining a particulate position on a screen in a video display, between systems having different clock frequencies where one of the systems includes a first device for receiving first discrete parallel data and for outputting first discrete serial data at a first particular clock frequency and for receiving second discrete parallel data to be superimposed upon the first discrete parallel data, including the following steps: providing a second device for outputting the second discrete parallel data at a second particular clock frequency forming a submultiple at an integer "n" of the first particular clock frequency and outputing the second discrete parallel data in groups of "n" pieces of discrete data, successively reducing the selected address in accordance with the integer "n" until the selected address reaches a particular numerical value to produce a first signal representative of the selected address reaching the particular numerical value and a second signal representing an offset position less than "n" and displaced from the position at which the selected address reaches the particular numerical value, controlling the second discrete parallel data in accordance with the first and second signals to initiate the outputing of the second discrete parallel data in accordance with the production of the first signal and the displacement of the outputed second discrete parallel data in accordance with the second signal, and inputing the second discrete parallel data at the second particular clock frequency to the first device to convert the second discrete parallel data to second discrete serial data for merging at the displaced position at the first particular clock frequency with the first discrete serial data.
Claim 17
Dependent Claim
69 words
The method of claim 13 wherein the first device includes a digital-to-analog converter and a random access memory and wherein the first discrete parallel data represents color information and wherein the digital-to-analog converter and the random access memory define a color palette to control the color information at individual color positions and wherein the controlled color information is produced as the first serial data at the first clock frequency.
Claim 18
Dependent Claim
27 words
The method of claim 14 wherein the second device includes a random access memory for storing information representing a cursor to be superimposed on the color information.
Claim 19
Dependent Claim
84 words
The method of claim 13 wherein the step of successively combining includes successively subtracting the integer "n" from the address in accordance with the successive occurrence of the clock signals at the second frequency to produce successively decreasing numerical values and wherein the first signal is produced when the subtracted address reaches the particular numerical value and wherein the second signal represents the difference between the particular numerical value and zero and wherein the second signal is produced when the subtracted address becomes zero.
Claim 20
Dependent Claim
41 words
The method of claim 16 wherein the difference between the particular numerical value and zero defines an integer representing an offset location for the second discrete parallel data and wherein the second signal is produced when the subtracted address becomes zero.
Claim 21
Dependent Claim
105 words
The method of claim 13 wherein the step of controlling the second discrete parallel data includes providing a shift register responsive to the second discrete parallel data for shifting such second discrete parallel data and a plurality of "n" multiplexers and wherein the multiplexers provide offsets in time form one another by time increments corresponding to the time between successive clock signals at the first particular clock frequency and wherein the first signal shifts out the second discrete parallel data to one of the plurality of multiplexers and wherein the second signal controls the selection of the multiplexer which receives the second discrete parallel data.
Claim 22
Dependent Claim
262 words
Apparatus for synchronizing data, at a selected address defining a particular position on a screen in a video display, between systems having different clock frequencies where one of the systems includes a first device for receiving first parallel data and for producing at a first clock frequency first serial data synchronized at the selected address, including first means for producing second parallel data at a second clock frequency constituting a submultiple, defined by the integer "n", of the first clock frequency, the second parallel data being produced in groups of the integer "n", second means responsive to the selected address and to the integer "n" for arithmetically subtracting the integer "n" from the address upon the successive occurrences of the clock signals at the second frequency to produce successive numerical values, third means coupled to the second means and responsive to the successive numerical values to produce a first signal when the successive numerical values reach a particular numerical value and to produce a second signal representative of an offset position, less than "n", for the second parallel data relative to the first serial data, and fourth means coupled to the first and third means and responsive to the second parallel data produced in groups of "n" and responsive to the first and second signals for initiating the production of the second parallel data by the first means in accordance with the first signal and for offsetting such second parallel data in accordance with the second signal to synchronize the second parallel data with the first serial data at the particular address.
Claim 23
Dependent Claim
262 words
Apparatus for synchronizing data, at a selected address defining a particular position on a screen in a video display, between systems having different clock frequencies where one of the systems includes a first device for receiving first parallel data and for producing at a first clock frequency first serial data synchronized at the selected address, including first means for producing second parallel data at a second clock frequency constituting a submultiple, defined by the integer "n", of the first clock frequency, the second parallel data being produced in groups of the integer "n", second means responsive to the selected address and to the integer "n" for arithmetically subtracting the integer "n" from the address upon the successive occurrences of the clock signals at the second frequency to produce successive numerical values, third means coupled to the second means and responsive to the successive numerical values to produce a first signal when the successive numerical values reach a particular numerical value and to produce a second signal representative of an offset position, less than "n", for the second parallel data relative to the first serial data, and fourth means coupled to the first and third means and responsive to the second parallel data produced in groups of "n" and responsive to the first and second signals for initiating the production of the second parallel data by the first means in accordance with the first signal and for offsetting such second parallel data in accordance with the second signal to synchronize the second parallel data with the first serial data at the particular address.
Claim 24
Dependent Claim
66 words
The apparatus of claim 19 wherein the first device includes a digital-to-analog converter and a random access memory and wherein the first parallel data represents color information and wherein the random access memory and the digital-to-analog converter form a color palette to control the color information at individual color positions and wherein the first serial data represents the controlled color information at the first clock frequency.
Claim 25
Dependent Claim
27 words
The apparatus of claim 20 wherein the first means includes a random access memory for storing information representing a cursor to be superimposed on the color information.
Claim 26
Dependent Claim
72 words
The apparatus of claim 19 wherein the second means includes a down counter for subtracting the integer "n" from the address upon the successive occurrence of the clock signals at the second frequency to produce the successively decreasing numerical values and wherein the third means produces the first signal when the address indicates the particular numerical value and wherein the second signal represents the difference between the particular numerical value and zero.
Claim 27
Dependent Claim
29 words
The apparatus of claim 22 wherein the difference between the particular numerical value and zero is defined by an integer representing an offset location for the second parallel data.
Claim 28
Dependent Claim
96 words
The apparatus of claim 19 wherein the fourth means includes a shift register to the second parallel data and a plurality of "n" multiplexers and wherein each multiplexer provides an offset in time from the other multiplexers by time increments corresponding to the time between successive clock signals at the first particular clock frequency and wherein the shift register shifts out the second parallel data to one of the plurality of multiplexers upon the production of the first signal and wherein the second signal controls the selection of the multiplexer which receives the second parallel data.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-18 | 1993-03-20 | 1993-09-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-18 | 1997-03-20 | 1997-09-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-18 | 2001-03-20 | 2001-09-19 | $7700.00 | Window Closed / Lapsed |