Patent US4868489A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4868489A Expired / Lapsed US ⏱️ 0.0 years remaining

Device to detect the depassivation of an integrated circuit

Assignee: STMicroelectronics SA
•
Filing: 1988-06-29
•
Granted: 1989-09-19
•
Expires: 2008-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The depassivation of an integrated circuit is detected by using the fact that the passivation coat which covers this circuit participates in the coupling capacitances that exist between parallel metallized lines made on its surface. The variation in one of these capacitances, resulting from depassivation, leads to a modification of the dielectrical induction of a voltage step, emitted on one line, in another line. The resulting variation in the induced voltage is used to produce a logic signal that reveals this depassivation. This logic signal can be used to neutralize the functioning of the integrating circuit to be protected.

Inventors

  • 👤 Jacek Kowalski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 12:36
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/40; H10W42/405; G; G01; G01R; G01R27/00; G01R27/02; G01R27/26; G01R27/2605; G01R31/00; G01R31/28; G01R31/316; G06; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/073; G06K19/07309; G06K19/07372

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 131 words
A device to detect the depassivation of an integrated circuit to be incorporated in a credit card, said integrated circuit comprising a first line and a second line, said lines being laid between an upper face of said integrated circuit and a passivation layer which passivates said integrated circuit, and means to detect a variation in a line capacitance of said lines resulting from this depassivation, the detection means comprising said two lines which are mutually coupled capacitively and a ground circuit coupled capacitively to said second line by being placed in opposition with this second line, the passivation capacitance constituting, with an opposition capacitance, a capacitive dividing bridge established between these two lines and the ground, said opposition capacitance resulting from the opposition of said second line with said ground.
Claim 2
Independent Claim 131 words
A device to detect the depassivation of an integrated circuit to be incorporated in a credit card, said integrated circuit comprising a first line and a second line, said lines being laid between an upper face of said integrated circuit and a passivation layer which passivates said integrated circuit, and means to detect a variation in a line capacitance of said lines resulting from this depassivation, the detection means comprising said two lines which are mutually coupled capacitively and a ground circuit coupled capacitively to said second line by being placed in opposition with this second line, the passivation capacitance constituting, with an opposition capacitance, a capacitive dividing bridge established between these two lines and the ground, said opposition capacitance resulting from the opposition of said second line with said ground.
Claim 3
Dependent Claim 22 words
A device according to claim 1 wherein the detecting means comprise a bistable comparator connected to the midpoint of the dividing bridge.
Claim 4
Independent Claim 20 words
A device according to either of claims 1 or 2 wherein the first line is coiled around the second line.
Claim 5
Independent Claim 23 words
A device according to either of claims 1 or 2 wherein the first line is connected to the ground by a clipper circuit.
Claim 6
Dependent Claim 17 words
A device according to claim 4 wherein the clipper circuit comprises a set of series connected diodes.
Claim 7
Independent Claim 15 words
A device according to either of claims 1 or 2 wherein the lines are metallised.
Claim 8
Independent Claim 23 words
A device according to either of claims 1 or 2 connected for validating the transmission of a clock signal to said integrated circuit.
Claim 9
Dependent Claim 13 words
An integrated circuit provided with several detectors according to claim 1 or 2.
Claim 10
Independent Claim 27 words
A device according to either of claims 1 or 2 wherein the first line spreads over a larger surface on the integrated circuit than the second line.

References Cited (Backward Citations)

US3750018A Cited
FR2164316A5 Cited
US3801900A Cited
US3986110A Cited
US4453126A Cited
DE3123023A1 Cited
US4423371A Cited
US4510436A Cited
EP0169941A1 Cited
EP0221351A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-09-18 1993-03-20 1993-09-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-09-18 1997-03-20 1997-09-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-09-18 2001-03-20 2001-09-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag