Patent US4864402A successfully refreshed from Google Patents.
US4864402A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video memory
Assignee: Sony Corp
•
Filing: 1987-06-19
•
Granted: 1989-09-05
•
Expires: 2007-06-19
Abstract
Abstract A video memory, for use with a video tape recorder, a television receiver of the like to process a picture, is simplified and can achieve the functions of a time base corrector, a noise reducer and a comb filter, so as to considerably improve the quality of a video picture. A frequency converting circuit for use with the video memory includes a comparator for comparing first and second address signals and an address correction circuit connected to receive an output signal from the comparator. When a crossing occurs between the first and second address signals, the sequential order in which an address signal is supplied to the memory is switched by the address correcting circuit, to thereby derive a continuous output signal from the memory.
Inventors
- 👤 Norio Ebihara
- 👤 Takayuki Sasaki
- 👤 Hiroyuki Kita
- 👤 Yoshihito Ohsawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:55
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1015; G11C7/1036; H; H04; H04N; H04N5/00; H04N5/76; H04N5/907; H04N9/00; H04N9/79; H04N9/87; H04N9/877
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
76 words
A video memory apparatus comprising: (a) input buffer means supplied with an input video signal; (b) memory means connected to receive and store an output of said input buffer means; and (c) first and second output buffer means connected to said memory means for alternately receiving outputs of said memory means, wherein said input buffer means and at least either said first or second output buffer means are operated in an asynchronous relation to each other.
Claim 2
Dependent Claim
76 words
A video memory apparatus comprising: (a) input buffer means supplied with an input video signal; (b) memory means connected to receive and store an output of said input buffer means; and (c) first and second output buffer means connected to said memory means for alternately receiving outputs of said memory means, wherein said input buffer means and at least either said first or second output buffer means are operated in an asynchronous relation to each other.
Claim 3
Dependent Claim
39 words
Apparatus according to claim 1, including first and second address means for manifesting addresses of said memory means and for causing said memory means to read out data from said addresses to said first and second output buffers, respectively.
Claim 4
Dependent Claim
22 words
Apparatus according to claim 2, including third address means for manifesting addresses at which data from said input buffer means is stored.
Claim 5
Dependent Claim
26 words
Apparatus according to claim 1, wherein said first and second output buffers are clocked memory units, each being connected to an independent source of clock pulses.
Claim 6
Dependent Claim
71 words
Apparatus according to claim 1, wherein said input buffer means comprises a memory for accepting serial input data and for transferring a plurality of bits of said input data in parallel to said memory means, and said first and second output buffer means each comprises a memory for accepting a plurality of data bits from said memory in parallel, and for providing data in series to first and second outputs, respectively.
Claim 7
Dependent Claim
65 words
Video memory apparatus comprising a frame memory, an adder unit having a video signal connected to one input and having its output connected to an input of said frame memory, first and second output terminals connected to receive separate outputs of said frame memory, and means for connecting only one of said two outputs through a multiplier unit to an input of said adder unit.
Claim 8
Dependent Claim
65 words
Video memory apparatus comprising a frame memory, an adder unit having a video signal connected to one input and having its output connected to an input of said frame memory, first and second output terminals connected to receive separate outputs of said frame memory, and means for connecting only one of said two outputs through a multiplier unit to an input of said adder unit.
Claim 9
Dependent Claim
76 words
Video memory apparatus comprising a frame memory for storing frames of video data, said frame memory having first and second outputs for manifesting data stored in said memory corresponding to successive lines consisting of luminance and chrominance components of Y+C and Y-C, respectively, and adder means connected to said first and second outputs for adding data corresponding to said successive lines for producing an output signal corresponding to the luminance Y component of said video signal.
Claim 10
Dependent Claim
76 words
Video memory apparatus comprising a frame memory for storing frames of video data, said frame memory having first and second outputs for manifesting data stored in said memory corresponding to successive lines consisting of luminance and chrominance components of Y+C and Y-C, respectively, and adder means connected to said first and second outputs for adding data corresponding to said successive lines for producing an output signal corresponding to the luminance Y component of said video signal.
Claim 11
Dependent Claim
34 words
Apparatus according to claim 6, including means for supplying said input video signal in synchronism with a clock signal, and means for synchronizing said one output of said frame memory with said clock signal.
Claim 12
Dependent Claim
28 words
Apparatus according to claim 8, including means for synchronizing the other of said first and second outputs of said frame memory to be asynchronous with said clock signal.
Claim 13
Dependent Claim
31 words
Apparatus according to claim 6, including means for delaying the data read out from said frame memory by one frame period, relative to its time of arrival at said video input.
Claim 14
Dependent Claim
38 words
Apparatus according to claim 7, including means for supplying clock signals to clock the outputs from said first and second outputs, said outputs being synchronized with each other, and asynchronous with the input of data into said memory.
Claim 15
Dependent Claim
54 words
Apparatus according to claim 7, including means for supplying as input data to said frame memory successive portions of video data in which alternate portions represent y+c, and interposed portions represent y-c, and means for manifesting two successive portions, whereby the addition of said portions provide a signal proportional to the luminance component y.
Claim 16
Dependent Claim
28 words
Apparatus according to claim 12, including means connected to said adder means for dividing the output thereof by two, to provide a signal equal to said luminance component.
Claim 17
Dependent Claim
55 words
Apparatus according to claim 1, including an adder unit having a video signal connected to one input and having its output connected to said input buffer means, and a multiplier unit connected to one of said first and second output buffer means, and having its output connected to a second input of said adder unit.
Claim 18
Dependent Claim
43 words
Apparatus according to claim 1, including adder means connected to said first and second output buffer means for adding data corresponding to successive signals stored in said memory means, for producing an output signal corresponding to the luminance component of said video signal.
Claim 19
Dependent Claim
183 words
Video apparatus incorporating a single memory for performing the functions of time base corrector, noise reducer, and comb filter, comprising, in combination: input buffer means supplied with an input video signal; memory means connected to receive and store an output of said input buffer means, first and second output buffer means connected to said memory means for alternately receiving outputs of said memory means, wherein said input buffer means and at least either said first or second output buffer means are operated in an asynchronous relation to each other; an adder unit having a video signal connected to one of its inputs and having its output connected as a input to said memory means, and means for connecting only one of said first and second output buffer means through a multiplier unit to another input of said adder unit; said memory means storing data representing successive video frames; and an adder means connected to said first and second output buffer means for adding data corresponding to said successive frames for producing an output signal corresponding to the luminance component of said video signal.
Claim 20
Dependent Claim
183 words
Video apparatus incorporating a single memory for performing the functions of time base corrector, noise reducer, and comb filter, comprising, in combination: input buffer means supplied with an input video signal; memory means connected to receive and store an output of said input buffer means, first and second output buffer means connected to said memory means for alternately receiving outputs of said memory means, wherein said input buffer means and at least either said first or second output buffer means are operated in an asynchronous relation to each other; an adder unit having a video signal connected to one of its inputs and having its output connected as a input to said memory means, and means for connecting only one of said first and second output buffer means through a multiplier unit to another input of said adder unit; said memory means storing data representing successive video frames; and an adder means connected to said first and second output buffer means for adding data corresponding to said successive frames for producing an output signal corresponding to the luminance component of said video signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-04 | 1993-03-06 | 1993-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-04 | 1997-03-06 | 1997-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-04 | 2001-03-06 | 2001-09-05 | $7700.00 | Window Closed / Lapsed |