US4862418A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile, programmable semiconductor memory having reduced testing time
Assignee: US Philips Corp
•
Filing: 1988-11-01
•
Granted: 1989-08-29
•
Expires: 2008-11-01
Abstract
Abstract In programmable memories of the EPROM or EEPROM type, a row and/or column of test memory cells are added to the matrix of rows and columns of non-volatile memory cells for the testing of the peripheral circuits which select and read the memory cells. The test memory cells have a very short write time as compared with the non-volatile memory cells and may be of the dynamic (or volatile) type. The write time for a memory cell of the EPROM or EEPROM may be, for example, 10 msec. The write time for a dynamic memory cell, however, is 100 nsec. The time required for testing the peripheral circuits can therefore be reduced by a factor of 80 (for a 16 Kbit memory) or higher (for memories larger than 16 Kbits).
Inventors
- 👤 Roger Cuppens
- 👤 Joannes J. M. Koomen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:13
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/24
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
109 words
A non-volatile, programmable semiconductor memory with at least one matrix of non-volatile memory cells, comprising at least one of a row and a column of test memory cells added to said matrix of memory cells, and on-chip peripheral circuits for selecting and reading the test memory cells in a test mode and selecting and reading the memory cells in a read mode, wherein the peripheral circuits comprise means for writing the test memory cells in the test mode and the test memory cells are of a type different from that of said memory cells and having means for providing a shorter write time than that of the memory cells.
Claim 2
Dependent Claim
109 words
A non-volatile, programmable semiconductor memory with at least one matrix of non-volatile memory cells, comprising at least one of a row and a column of test memory cells added to said matrix of memory cells, and on-chip peripheral circuits for selecting and reading the test memory cells in a test mode and selecting and reading the memory cells in a read mode, wherein the peripheral circuits comprise means for writing the test memory cells in the test mode and the test memory cells are of a type different from that of said memory cells and having means for providing a shorter write time than that of the memory cells.
Claim 3
Dependent Claim
71 words
A semiconductor memory according to claim 1, in which the peripheral circuits are provided with a column decoding circuit and a row decoding circuit, wherein the at least one of said row and column of test memory cells is adjacent to an at least one of the last row and column of the matrix of memory cells, respectively, as seen from the column decoding circuit and the row decoding circuit, respectively.
Claim 4
Dependent Claim
21 words
A semiconductor memory according to claim 1 or 2, characterized in that the test memory cells are of the volatile type.
Claim 5
Dependent Claim
22 words
Semiconductor memory according to claim 1 or 2, characterized in that the test memory cells are of the dynamic random access type.
Claim 6
Dependent Claim
125 words
A semiconductor memory according to claim 1 or 2, characterized in that the test memory cell comprises a memory transistor with a first main electrode connected to a bias voltage level, a read transistor with a first main electrode connected to the second main electrode of the memory transistor and a write transistor with a first main electrode connected to the gate of the memory transistor, the second main electrode of said read transistor being connected to a test read line and its gate being connected to a test selection line, and the second main PG,17 electrode of said write transistor being connected to a write line and its gate being connected to a write selection line, which lines ae connected to the peripheral circuits.
Claim 7
Dependent Claim
49 words
A semiconductor memory according to claim 5, characterized in that an auxiliary selection transistor is incorporated in the connection between the first main electrode of the write transistor and the gate of the memory transistor, the gate of said auxiliary selection transistor being connected to the test selection line.
Claim 8
Dependent Claim
80 words
A semiconductor memory according to claim 6, characterized in that the read line and the write line are combined in the read/write line of the matrix of memory cells and in that a second auxiliary selection transistor is incorporated in the connection between the first main electrode of the read transistor and the second main electrode of the memory tansistor, the gate of said second auxiliary selection transistor being connected to an auxiliary selection line connected to the peripheral circuits.
Claim 9
Dependent Claim
26 words
A semiconductor memory according to claim 5, characterized in that the test selection line is a respective selection line of the matrix of said memory cells.
Claim 10
Dependent Claim
37 words
A semiconductor memory according to claim 5, characterized in that the read line is a respective bit line of the matrix of said memory cells and in that the read transistor is incorporated in the peripheral circuits.
Claim 11
Dependent Claim
66 words
A semiconductor memory according to claim 5, characterized in that the read line is a read/write line and in that an auxiliary selection transistor is incorporated in the connection between the first main electrode of the read transistor and the second main electrode of the memory transistor, the gate of said auxiliary selection transistor being connected to an auxiliary selection line connected to the peripheral circuits.
Claim 12
Dependent Claim
45 words
A semiconductor memory according to claim 10, characterized in that the inputs of the read transistor and the auxiliary selection transistor are connected to the bit line of the matrix of memory cells and in that the selection transistor is incorporated in the peripheral circuits.
Claim 13
Dependent Claim
25 words
Semiconductor memory according to claim 1 or 2, characterized in that each of the memory cells comprises an electrically programmable transistor with a floating gate.
References Cited (Backward Citations)
US3944800A
Cited
US4191996A
Cited
US4393474A
Cited
US4502131A
Cited
US4651304A
Cited
US4719599A
Cited
US4730320A
Cited
US4740925A
Cited
US4731760A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-28 | 1993-02-27 | 1993-08-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-28 | 1997-02-27 | 1997-08-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-28 | 2001-02-27 | 2001-08-29 | $7700.00 | Window Closed / Lapsed |