US4860237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Scan linearity correction
Assignee: Xerox Corp
•
Filing: 1984-08-03
•
Granted: 1989-08-22
•
Expires: 2004-08-03
Abstract
Abstract A method for generating a variable frequency clock pulse for a raster scanner. First, a correction number, which may be the sum of corrections for scan-nonlinearity, polygon signature errors and motor hunt errors, is generated. This number is then added periodically to a running sum. The most significant bit of this sum is then available as the clock pulse output. The frequency of the output clock will be proportional to the correction number. The described circuit uses an accumulating adder and a register loop to form an accumulator circuit. The correction number is then supplied to the other accumulator adder input, and the register is clocked with a fixed frequency sample clock pulse.
Inventors
- 👤 Douglas N. Curry
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 03:10
CPC Classifications
G; G06; G06K; G06K15/00; G06K15/02; G06K15/12; G06K15/1204; G06K15/1219; G06F; G06F7/00; G06F7/60; G06F7/62; H; H04; H04N; H04N1/00; H04N1/04; H04N1/047; H04N1/053; H04N2201/00; H04N2201/024; H04N2201/02406; H04N2201/02439; H04N2201/02443; H04N2201/04; H04N2201/047; H04N2201/04753; H04N2201/04758; H04N2201/04767; H04N2201/04768; H04N2201/04794; H04N2201/04798
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
97 words
A circuit for matching the current frequency of a bit clock to the current span speed of a raster scanner comprising: means for generating a number which is a linear function of the instantaneous scan speed, means for generating fixed frequency sample clock pulses, and accumulator means for adding, at the time of each sample clock, the current sum of said accumulator to said number to generate a new sum, one bit of said sum being output as said bit clock, wherein said number is a correction number for motor hunt, polygon signature and scan nonlinearity errors.
Claim 2
Dependent Claim
97 words
A circuit for matching the current frequency of a bit clock to the current span speed of a raster scanner comprising: means for generating a number which is a linear function of the instantaneous scan speed, means for generating fixed frequency sample clock pulses, and accumulator means for adding, at the time of each sample clock, the current sum of said accumulator to said number to generate a new sum, one bit of said sum being output as said bit clock, wherein said number is a correction number for motor hunt, polygon signature and scan nonlinearity errors.
References Cited (Backward Citations)
US3015444A
Cited
US3254203A
Cited
US3763363A
Cited
US3917932A
Cited
US3701890A
Cited
US3689914A
Cited
US3967100A
Cited
US4125897A
Cited
US4342245A
Cited
US4345500A
Cited
US4365309A
Cited
US4586037A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-21 | 1993-02-20 | 1993-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-21 | 1997-02-20 | 1997-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-21 | 2001-02-20 | 2001-08-22 | $7700.00 | Window Closed / Lapsed |