Patent US4860184A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4860184A Expired / Lapsed US ⏱️ 0.0 years remaining

Half-bridge zero-voltage switched multi-resonant converters

Assignee: Virginia Tech Intellectual Properties Inc
•
Filing: 1988-09-27
•
Granted: 1989-08-22
•
Expires: 2008-09-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A half-bridge zero-voltage-switched multi-resonant converter. The converter basically comprises a device for converting an input voltage signal to a DC output signal to be imposed across a load. The device includes input terminals for receiving the input signal and output terminals for imposing the DC output signal across the load. Serially connected first and second switching assemblies are connected in parallel across the input terminals. Each of the first and second switching assemblies includes a transistor switch, a diode and a capacitor all arranged in parallel. The device further includes a transformer having a primary winding and serially connected first and second secondary windings. A first rectifier in parallel with a first resonant capacitor is used to connect the first secondary winding across the output terminals. Circuitry is provided for connecting the primary winding of the transformer to the input terminals and to the serial connection between the first and second switching assemblies. In order to complete the zero-voltage-switched multi-resonant converter for off-line use, a resonant circuit is formed with the first and second resonant capacitors and the total inductance of the primary winding of the transformer.

Inventors

  • 👤 Wojciech A. Tabisz
  • 👤 Fred C. Lee
  • 👤 Milan M. Jovanovic

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 20:06
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/10; H02M3/145; H02M3/155; H02M3/01; H02M3/22; H02M3/24; H02M3/28; H02M3/325; H02M3/335; H02M3/33569; H02M3/33571; H02M3/33576; H02M3/33592; Y; Y02; Y02B; Y02B70/00; Y02B70/10

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 201 words
A device for converting an input signal from a supply to a DC output signal to be imposed across a load, said device comprising: input terminals for receiving the input signal; output terminals for imposing said DC output signal across the load; first and second switching means connected in series, said serially connected first and second switching means connected in parallel across said input terminals, each of said first and second switching means including in parallel a transistor switching means, a diode means and a capacitor means; transformer means having a primary winding, and serially connected first and second secondary windings; a first rectifying means for connecting said first secondary winding across said output terminals; a first resonant capacitor means in parallel with said first rectifying means; a second rectifying means for connecting said second secondary winding across said output terminals; a second resonant capacitor means in parallel with said second rectifying means; means for connecting the primary winding of said transformer to said input terminals and the serial connection between said first and second switching means; and a resonant circuit formed from said first and second resonant capacitor means and the total inductance of the primary winding of said transformer.
Claim 2
Independent Claim 201 words
A device for converting an input signal from a supply to a DC output signal to be imposed across a load, said device comprising: input terminals for receiving the input signal; output terminals for imposing said DC output signal across the load; first and second switching means connected in series, said serially connected first and second switching means connected in parallel across said input terminals, each of said first and second switching means including in parallel a transistor switching means, a diode means and a capacitor means; transformer means having a primary winding, and serially connected first and second secondary windings; a first rectifying means for connecting said first secondary winding across said output terminals; a first resonant capacitor means in parallel with said first rectifying means; a second rectifying means for connecting said second secondary winding across said output terminals; a second resonant capacitor means in parallel with said second rectifying means; means for connecting the primary winding of said transformer to said input terminals and the serial connection between said first and second switching means; and a resonant circuit formed from said first and second resonant capacitor means and the total inductance of the primary winding of said transformer.
Claim 3
Dependent Claim 27 words
The device of claim 1, wherein the capacitance of said first and second capacitor means constitutes the junction capacitance of said first and second transistor means, respectively.
Claim 4
Dependent Claim 22 words
The device of claim 1, further comprising driving means for driving said first and second transistor switching means at a predetermined frequency.
Claim 5
Dependent Claim 35 words
The device of claim 1, wherein said first resonant capacitor means comprises the junction capacitance of said first rectifying means and said second resonant capacitor means comprises the junction capacitance of said second rectifying means.
Claim 6
Dependent Claim 21 words
The device of claim 4, wherein said first and second rectifying means comprise a first diode and a second diode, respectively.
Claim 7
Dependent Claim 43 words
The device of claim 5, wherein said first resonant capacitor means further comprises a first external capacitor arranged in parallel with said first diode and said second resonant capacitor means further comprises a second external capacitor arranged in parallel with said second diode.

References Cited (Backward Citations)

US4757432A Cited
US4639844A Cited
US4648017A Cited
US4695933A Cited
US4679129A Cited
US4695934A Cited
US4720667A Cited
US4720668A Cited
US4694383A Cited
US4794506A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-21 1993-02-20 1993-08-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-21 1997-02-20 1997-08-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-21 2001-02-20 2001-08-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag