US4858113A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reconfigurable pipelined processor
Assignee: National Security Agency
•
Filing: 1987-04-10
•
Granted: 1989-08-15
•
Expires: 2007-04-10
Abstract
Abstract The reconfigurable pipelined processor includes a plurality of memory devices and arithmetic units interconnected by cross bars for transferring raw and processed data therebetween. A counter is connected with the cross bar to provide a source of addresses for the memory devices. At least one variable tick delay device is connected with each memory and arithmetic unit to variably control the input and output operations thereof to selectively delay the memory devices and arithmetic units to align the data for processing in a selected sequence.
Inventors
- 👤 Raymond J. Saccardi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:40
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F9/00; G06F9/06; G06F9/30; G06F9/38
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
129 words
A reconfigurable pipelined processor for processing data, comprising: (a) a plurality of memory devices for storing bits of data; (b) a plurality of arithmetic units for performing arithmetic functions with the data; (c) cross bar means for connecting said memory devices with said arithmetic units for transferring data therebetween; (d) at least one counter connected with said cross bar means for providing a source of addresses to said memory devices; (e) at least one variable tick delay device connected with each of said memory devices and arithmetic units; and (f) means for providing control bits to said variable tick delay device for variably controlling the input and output operations thereof to selectively delay said memory devices and arithmetic units to align the data for processing in a selected sequence.
Claim 2
Dependent Claim
129 words
A reconfigurable pipelined processor for processing data, comprising: (a) a plurality of memory devices for storing bits of data; (b) a plurality of arithmetic units for performing arithmetic functions with the data; (c) cross bar means for connecting said memory devices with said arithmetic units for transferring data therebetween; (d) at least one counter connected with said cross bar means for providing a source of addresses to said memory devices; (e) at least one variable tick delay device connected with each of said memory devices and arithmetic units; and (f) means for providing control bits to said variable tick delay device for variably controlling the input and output operations thereof to selectively delay said memory devices and arithmetic units to align the data for processing in a selected sequence.
Claim 3
Dependent Claim
28 words
Apparatus as defined in claim 1, wherein a variable tick delay device is connected with each input and output of each of said memory devices and arithmetic units.
Claim 4
Dependent Claim
32 words
Apparatus as defined in claim 2, and further comprising at least one independent variable tick delay device connected with said cross bar means for re-aligning data during processing in a selected sequence.
Claim 5
Dependent Claim
46 words
Apparatus as defined in claim 3, wherein said variable tick delay devices each comprise a plurality of multiplexers each having a plurality of pipelined registers connected therewith, the number of registers in the pipelined data path being determined by the control bits delivered to each multiplexer.
Claim 6
Independent Claim
118 words
A method for processing data in a pipelined processor including a plurality of memory devices and arithmetic units interconnected by cross bars, comprising the steps of (a) loading input data into the memory devices; (b) selectively operating the cross bars to selectively transfer the data between the memory devices and the arithmetic units in accordance with a predetermined clocking rate; (c) controlling the operation of the arithmetic units to perform arithmetic functions with the data; (d) varying the delay of the input and output of data from the memory devices and arithmetic units relative to the clocking rate to align the data for processing in a selected sequence; and (e) unloading the processed data from the memory device.
Claim 7
Independent Claim
118 words
A method for processing data in a pipelined processor including a plurality of memory devices and arithmetic units interconnected by cross bars, comprising the steps of (a) loading input data into the memory devices; (b) selectively operating the cross bars to selectively transfer the data between the memory devices and the arithmetic units in accordance with a predetermined clocking rate; (c) controlling the operation of the arithmetic units to perform arithmetic functions with the data; (d) varying the delay of the input and output of data from the memory devices and arithmetic units relative to the clocking rate to align the data for processing in a selected sequence; and (e) unloading the processed data from the memory device.
Claim 8
Dependent Claim
28 words
The method as defined in claim 5, and further comprising the step of controlling read/write signals to the memory devices to facilitate the transfer of data relative thereto.
References Cited (Backward Citations)
US3787673A
Cited
US4325120A
Cited
US4525796A
Cited
US4553203A
Cited
US4497023A
Cited
US4589067A
Cited
US4599721A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-14 | 1993-02-13 | 1993-08-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-14 | 1997-02-13 | 1997-08-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-14 | 2001-02-13 | 2001-08-15 | $7700.00 | Window Closed / Lapsed |