Patent US4858112A successfully refreshed from Google Patents.
US4858112A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interface comprising message and protocol processors for interfacing digital data with a bus network
Assignee: General Electric Co
•
Filing: 1985-12-17
•
Granted: 1989-08-15
•
Expires: 2005-12-17
Abstract
Abstract A network interface equipment for a bus network employs separate processors and random-access memories for handling bus-protocol and data portions of a data packet. Each processor has access to a separate random-access memory to and from which it moves data. The random-access memories are multiple-ported to permit access by more than one requester with a logic arbitrator to resolve conflicts. A status random-access memory provides communication between the two processors.
Inventors
- 👤 Bernard G. Puerzer
- 👤 Royal R. Morse, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 23:56
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40006; H04L12/40032; G06F13/10; G06F13/12; G06F13/124; G06F13/128; H04L12/40143; H04L12/4015; H04L12/407; H04L12/413
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
148 words
A network interface equipment for interfacing digital data on a bus with a user equipment, comprising: a message processor; a message random-access memory; means in said message random-access memory for responding to data requests from said bus, said message processor and from said user equipment; said message random-access memory including means for storing data portions of a data packet being transmitted or received; a protocol processor; a protocol random-access memory; means in said protocol random-access memory for responding to protocol requests from said bus and said protocol processor; said protocol processor including means for producing at least a header portion of said packet for storage in said protocol random-access memory for data packets to be transmitted and for testing correctness of received messages; and said message random-access memory and said protocol random-access memory including means for responding to any of their respective data requests independently of the other.
Claim 2
Dependent Claim
148 words
A network interface equipment for interfacing digital data on a bus with a user equipment, comprising: a message processor; a message random-access memory; means in said message random-access memory for responding to data requests from said bus, said message processor and from said user equipment; said message random-access memory including means for storing data portions of a data packet being transmitted or received; a protocol processor; a protocol random-access memory; means in said protocol random-access memory for responding to protocol requests from said bus and said protocol processor; said protocol processor including means for producing at least a header portion of said packet for storage in said protocol random-access memory for data packets to be transmitted and for testing correctness of received messages; and said message random-access memory and said protocol random-access memory including means for responding to any of their respective data requests independently of the other.
Claim 3
Dependent Claim
24 words
A network interface equipment according to claim 1 further comprising a status random-access memory providing communication between said message processor and said protocol processor.
Claim 4
Dependent Claim
43 words
A network interface equipment according to claim 1 wherein said message random-access memory includes logic means for permitting a response to an earlier data request to said message random-access memory and for generating a wait signal in response to a later data request.
Claim 5
Dependent Claim
27 words
A network interface equipment according to claim 3 wherein said logic means includes means for selecting a one of two simultaneous requests according to a priority rule.
References Cited (Backward Citations)
US4016541A
Cited
US4425664A
Cited
US4241398A
Cited
US4387425A
Cited
US4393461A
Cited
US4493021A
Cited
US4510594A
Cited
US4604683A
Cited
US4692918A
Cited
US4675865A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-14 | 1993-02-13 | 1993-08-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-14 | 1997-02-13 | 1997-08-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-14 | 2001-02-13 | 2001-08-15 | $7700.00 | Window Closed / Lapsed |