Patent US4856080A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4856080A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuitry for the diversity unit in an FM receiver for a telephone system

Assignee: Nokia Oyj
•
Filing: 1987-11-10
•
Granted: 1989-08-08
•
Expires: 2007-11-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuitry in a diversity unit of an FM receiver for a telephone system having at least two channels for receiving signals, and at least one phase-lock loop. The signals received by the channels which possibly differ from each in amplitude and frequency. Each channel comprises a mixer and a band-pass filter for forming an intermediate-frequency signal. The phase-lock loop has phase-lock branches operably connected between each mixer of the channels which comprises a frequency-phase comparator. The phase-lock loop equalizes the channel signals in phase and amplitude. The phase-lock loop further has a summation circuit for adding the channel signals which have been equalized. The frequency-phase comparator has a single phase-lock branch exiting therefrom along with a voltage-controlled oscillator connected to one of the mixers of one of the channels. The voltage-controlled oscillator has a switch on an input side thereof. The switch are for disconnecting the input side of the voltage-controlled oscillator from the frequency-phase comparator of the single phase-lock branch and for switching the voltage-controlled oscillator to a fixed and preset reference frequency. Coupled to another of one of the mixers of another set channels is a fixed-frequency oscillator and a signal-level sensing circuit which, in an event of slow fading the other channel, inputs a separate signal to the switch means of the voltage-controlled oscillator in order to switch the voltage-controlled oscillator to the fixed reference frequency.

Inventors

  • 👤 Jaakko Hulkko

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 08:27
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/02; H04B7/04; H04B7/08; H04B7/0837; H04B7/0842; H04B7/0865; H04B7/084; H04B7/12

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 230 words
A circuitry in a diversity unit of an FM receiver for a telephone system, comprising: at least two channels for receiving signals at least one of differing from and similar to one another in amplitude and frequency, wherein each channel comprises a mixer and a band-pass filter for forming an intermediate-frequency signal; and at least one phase-lock loop having phase-lock branches operably connected between each mixer of said channels which comprises a frequency-phase comparator wherein phase-lock loop equalizes the channel signals in phase and amplitude, and at least one summation means for adding the channel signals which have been equalized, wherein said frequency-phase comparator has a single phase-lock branch exiting therefrom along with a voltage-controlled oscillator connected to one of said mixers of one of said channels, wherein said voltage-controlled oscillator has switch means on an input side thereof, said switch means are for disconnecting the input side of said voltage-controlled oscillator from said frequency-phase comparator of said single phase-lock branch and for switching said voltage controlled oscillator to a fixed and preset reference frequency, wherein coupled to another of said mixers of another set channels is a fixed-frequency oscillator and a signal-level sensing circuit which, in an event of slow fading in said another channel, inputs a separate signal to said switch means of said voltage-controlled oscillator in order to switch the voltage-controlled oscillator to said fixed reference frequency.
Claim 2
Dependent Claim 230 words
A circuitry in a diversity unit of an FM receiver for a telephone system, comprising: at least two channels for receiving signals at least one of differing from and similar to one another in amplitude and frequency, wherein each channel comprises a mixer and a band-pass filter for forming an intermediate-frequency signal; and at least one phase-lock loop having phase-lock branches operably connected between each mixer of said channels which comprises a frequency-phase comparator wherein phase-lock loop equalizes the channel signals in phase and amplitude, and at least one summation means for adding the channel signals which have been equalized, wherein said frequency-phase comparator has a single phase-lock branch exiting therefrom along with a voltage-controlled oscillator connected to one of said mixers of one of said channels, wherein said voltage-controlled oscillator has switch means on an input side thereof, said switch means are for disconnecting the input side of said voltage-controlled oscillator from said frequency-phase comparator of said single phase-lock branch and for switching said voltage controlled oscillator to a fixed and preset reference frequency, wherein coupled to another of said mixers of another set channels is a fixed-frequency oscillator and a signal-level sensing circuit which, in an event of slow fading in said another channel, inputs a separate signal to said switch means of said voltage-controlled oscillator in order to switch the voltage-controlled oscillator to said fixed reference frequency.
Claim 3
Dependent Claim 59 words
A circuitry according to claim 1, wherein each channel is fitted with a signal level sensing circuit having delay means so that the circuit outputs a control signal when its input signal remains below a preset threshold level for a certain period, said control signal being inputted to another switch means for disconnecting said channels from the summation means.
Claim 4
Dependent Claim 36 words
A circuitry according to claim 2, wherein the said another switch means of the channels are controlled so that, regardless of signal levels, at least one channel is connected via said switches to the summation means.

References Cited (Backward Citations)

US4406017A Cited
US4386435A Cited
US4528697A Cited
US4593413A Cited
US4584712A Cited
JPS60515A Cited
US4700366A Cited
US4731801A Cited
US4752941A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-07 1993-02-06 1993-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-07 1997-02-06 1997-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-07 2001-02-06 2001-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag