Patent US4856032A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4856032A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed programmable frequency divider and PLL

Assignee: Motorola Solutions Inc
•
Filing: 1987-01-12
•
Granted: 1989-08-08
•
Expires: 2007-01-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase locked loop including a programmable frequency divider with a variable modulus divider (VMD) having two modes of operation, n and n+1, a programmable counter for counting the number of times the VMD divides the input signal and a comparator for comparing the count in the counter to a predetermined number and switching the VMD from the first mode to the second mode when the instant count and predetermined number are equal. The programmable counter provides an output pulse each time the total count equals a selected number. The VMD is a GaAs semiconductor device.

Inventors

  • 👤 James E. Klekotka
  • 👤 David L. Dilley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:49
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/193; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/667

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 217 words
A high speed programmable frequency divider comprising: a variable modulus divider having a high frequency signal input, a mode control input, and an output, said variable modulus divider being constructed to switch to a selected one of a plurality of modes in response to a mode control signal on the mode control input and to divide a high frequency signal supplied to the high frequency signal input by a different predetermined number in each of the plurality of modes; a programmable counter having a signal input connected to the output of said variable modulus divider, a data input for receiving a programming signal to preprogram said programmable counter to a predetermined count, a count output having a signal thereon indicative of an instant count in said programmable counter, and a final count output; a signal comparator having a first input connected to the count output of said programmable counter, a second input for receiving a signal indicative of a desired instant count, and a mode control signal output connected to the mode control input of said variable modulus divider; and wave conditioning mean having a high frequency signal input and an output connected to the high frequency signal input of the variable modulus divider for converting sinusoidal input signals to emitter coupled logic level signal square waves.
Claim 2
Dependent Claim 217 words
A high speed programmable frequency divider comprising: a variable modulus divider having a high frequency signal input, a mode control input, and an output, said variable modulus divider being constructed to switch to a selected one of a plurality of modes in response to a mode control signal on the mode control input and to divide a high frequency signal supplied to the high frequency signal input by a different predetermined number in each of the plurality of modes; a programmable counter having a signal input connected to the output of said variable modulus divider, a data input for receiving a programming signal to preprogram said programmable counter to a predetermined count, a count output having a signal thereon indicative of an instant count in said programmable counter, and a final count output; a signal comparator having a first input connected to the count output of said programmable counter, a second input for receiving a signal indicative of a desired instant count, and a mode control signal output connected to the mode control input of said variable modulus divider; and wave conditioning mean having a high frequency signal input and an output connected to the high frequency signal input of the variable modulus divider for converting sinusoidal input signals to emitter coupled logic level signal square waves.
Claim 3
Dependent Claim 22 words
A high speed programmable frequency divider as claimed in claim 1 wherein the variable modulus divider is a gallium arsenide semiconductor device.
Claim 4
Dependent Claim 24 words
A high speed programmable frequency divider as claimed in claim 2 wherein the programmable counter and the signal comparator are emitter coupled logic devices.
Claim 5
Dependent Claim 44 words
A high speed programmable frequency divider as claimed in claim 1 wherein the variable modulus divider has two modes, one in which the high frequency signal is divided by five and in the other of which the high frequency signal is divided by six.
Claim 6
Independent Claim 193 words
A method of programmably dividing a high frequency signal comprising the steps of: providing a variable modulus divider having a high frequency signal input and an output, the variable modulus divider being switchable between a first mode in which a high frequency signal applied to the signal input is divided by a first number and a second mode in which the high frequency signal applied to the signal input is divided by a second number; selecting a number of first mode divisions and a number of second mode divisions required to obtain a desired total division of a high frequency signal; supplying the high frequency signal to be divided to the signal input of the variable modulus divider; counting the number of divisions by the variable modulus divider and comparing the instant count to the selected number of first mode divisions; switching the variable modulus divider to the second mode when the instant count is equal to the selected number of first mode divisions; and continuing to count the number of divisions by the variable modulus divider and providing an output signal when the instant count is equal to the desired total division.
Claim 7
Independent Claim 193 words
A method of programmably dividing a high frequency signal comprising the steps of: providing a variable modulus divider having a high frequency signal input and an output, the variable modulus divider being switchable between a first mode in which a high frequency signal applied to the signal input is divided by a first number and a second mode in which the high frequency signal applied to the signal input is divided by a second number; selecting a number of first mode divisions and a number of second mode divisions required to obtain a desired total division of a high frequency signal; supplying the high frequency signal to be divided to the signal input of the variable modulus divider; counting the number of divisions by the variable modulus divider and comparing the instant count to the selected number of first mode divisions; switching the variable modulus divider to the second mode when the instant count is equal to the selected number of first mode divisions; and continuing to count the number of divisions by the variable modulus divider and providing an output signal when the instant count is equal to the desired total division.

References Cited (Backward Citations)

US3230352A Cited
US3982199A Cited
US4241408A Cited
US4633194A Cited
US4518920A Cited
US4606059A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-07 1993-02-06 1993-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-07 1997-02-06 1997-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-07 2001-02-06 2001-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag