← Back to Patent Explorer
US4855257A Expired / Lapsed US ⏱️ 0.0 years remaining

Forming contacts to semiconductor device

Assignee: Hitachi Ltd
•
Filing: 1988-11-18
•
Granted: 1989-08-08
•
Expires: 2008-11-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device wherein a semiconductor region which is electrically floating is provided in the main surface of a semiconductor substrate under a bonding pad. This construction helps prevent short-circuiting between the semiconductor substrate and the bonding pad, which is liable to occur when the wires are to be bonded. Resistance elements and elements for preventing electrostatic breakdown are also formed in an island region in which is formed the floating semiconductor region. Therefore, vicinities of bonding pads, that were not utilized thus far for forming elements, can now be effectively utilized to increase the degree of integration.

Inventors

  • 👤 Toyomasa Kouda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 06:36
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/113; H10D62/114; H10D84/00; H10D84/80; H10D84/87; H10W; H10W72/00; H10W72/90; H10P; H10P95/00; H10W72/30; H10W72/071; H10W72/075; H10W72/07551; H10W72/07553; H10W72/50; H10W72/531; H10W72/536; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/931; H10W72/932; H10W72/951; H10W72/952; H10W72/981; H10W72/983

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 303 words
A process for producing semiconductor devices, comprising the steps of: (1) preparing a semiconductor substrate having first and second island regions that are spaced from each other, said first and second island regions each extending to one main surface of said semiconductor substrate, said first and second island regions being of a first conductivity type, said semicnductor substrate further having an electrically insulating film that is formed on said one main surface of said semiconductor substrate; (2) selectively removing said insulating film from the surfaces of said first and second island regions, respectively, so as to expose selective portions of the surfaces of said first and second island regions; (3) introducing impurities of a second type of conductivity, opposite to said first type of conductivity, into said first and second island regions in the portions which are not covered by said insulating film, so as to form a first semiconductor region in said first island region and so as to form a second semiconductor region for providing a semiconductor element in said second island region; (4) after introducing the impurities of the second type of conductivity to form the first and second semiconductor regions, forming a first insulation film on the surface of said first semiconductor region, and forming a second insulation film on the surface of said second semiconductor region; (5) selectively removing said second insulation film from said surface of said second semiconductor region, so as to expose the surface of said second semiconductor region; and (6) after the step (5), forming a bonding pad region on the surface of said first insulation film and on the surface of said insulating film in the vicinity of said first insulation film so as to cover over said first semiconductor region, and forming a conductive layer which connects to said second semiconductor region.
Claim 2
Dependent Claim 303 words
A process for producing semiconductor devices, comprising the steps of: (1) preparing a semiconductor substrate having first and second island regions that are spaced from each other, said first and second island regions each extending to one main surface of said semiconductor substrate, said first and second island regions being of a first conductivity type, said semicnductor substrate further having an electrically insulating film that is formed on said one main surface of said semiconductor substrate; (2) selectively removing said insulating film from the surfaces of said first and second island regions, respectively, so as to expose selective portions of the surfaces of said first and second island regions; (3) introducing impurities of a second type of conductivity, opposite to said first type of conductivity, into said first and second island regions in the portions which are not covered by said insulating film, so as to form a first semiconductor region in said first island region and so as to form a second semiconductor region for providing a semiconductor element in said second island region; (4) after introducing the impurities of the second type of conductivity to form the first and second semiconductor regions, forming a first insulation film on the surface of said first semiconductor region, and forming a second insulation film on the surface of said second semiconductor region; (5) selectively removing said second insulation film from said surface of said second semiconductor region, so as to expose the surface of said second semiconductor region; and (6) after the step (5), forming a bonding pad region on the surface of said first insulation film and on the surface of said insulating film in the vicinity of said first insulation film so as to cover over said first semiconductor region, and forming a conductive layer which connects to said second semiconductor region.

References Cited (Backward Citations)

US3582727A Cited
US3961358A Cited
US3935635A Cited
US4033788A Cited
US4161740A Cited
JPS57202749A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-07 1993-02-06 1993-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-07 1997-02-06 1997-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-07 2001-02-06 2001-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag