Patent US4853783A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4853783A Expired / Lapsed US ⏱️ 0.0 years remaining

Video signal processing circuit

Assignee: Victor Company of Japan Ltd
•
Filing: 1987-09-16
•
Granted: 1989-08-01
•
Expires: 2007-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A video signal processing circuit for aperture correction or picture restoration having a high frequency range emphasis filter which provides a signal whose high frequency range emphasized, a plurality of delay circuits connected serially which output signals having different delay times and a selector which effects level comparison among the input signal the output signals with delays and which supplies the maximum or minimum of them to a first limiter as its threshold level and the minimum or maximum of them to a second limiter as its threshold level. The first limiter limits the high frequency range emphasized signal and the second limiter limits the output signal of the first limiter. A high frequency component extraction circuit and a noise suppressor which suppress noise in high frequency component and adder which adds together the output of the second limiter and the output of the noise suppressor may be used.

Inventors

  • 👤 Hidetoshi Ozaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 22:39
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; H; H04; H04N; H04N5/00; H04N5/14; H04N5/20; H04N5/205; H04N5/208

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 131 words
A video signal processing circuit for aperture correction or picture quality restoration comprising: high frequency range emphasis means for producing a high frequency range emphasized signal obtained by delaying an input video signal by a predetermined delay time and by emphasizing a high frequency range of said input video signal; delay means for delaying the input video signal to produce a plurality of delayed signals having different delay times; selector means for selecting the maximum and the minimum level signals from among said input video signal and said plurality of delayed signals having different delay times; and limiter means for limiting in level said high frequency range emphasized signal by using said maximum and minimum level signals selected by said selector means as an upper limit and a lower limit, respectively.
Claim 2
Dependent Claim 131 words
A video signal processing circuit for aperture correction or picture quality restoration comprising: high frequency range emphasis means for producing a high frequency range emphasized signal obtained by delaying an input video signal by a predetermined delay time and by emphasizing a high frequency range of said input video signal; delay means for delaying the input video signal to produce a plurality of delayed signals having different delay times; selector means for selecting the maximum and the minimum level signals from among said input video signal and said plurality of delayed signals having different delay times; and limiter means for limiting in level said high frequency range emphasized signal by using said maximum and minimum level signals selected by said selector means as an upper limit and a lower limit, respectively.
Claim 3
Dependent Claim 52 words
A video signal processing circuit as set forth in claim 1, wherein said delay means is comprised of two delay circuits which produce two delayed signals obtained by delaying said input video signal by two delay times which are equal to said predetermined delay time and twice said predetermined delay time, respectively.
Claim 4
Dependent Claim 51 words
A video signal processing circuit as set forth in claim 1, wherein said high frequency range emphasis means is comprised of a high frequency range emphasis filter, and said delay means are comprised of delay circuits which have a circuit construction used in common with said high frequency range emphasis filter.

References Cited (Backward Citations)

US3878323A Cited
US4541014A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-31 1993-01-30 1993-08-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-31 1997-01-30 1997-08-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-31 2001-01-30 2001-08-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag