Gated shift register

Claim 3

Apparatus as set forth in claim 1 further including a primary power input terminal and a battery input terminal and further including means for powering said apparatus from a primary power voltage present at said primary power input terminal if said primary power voltage is greater than a first predetermined voltage, and for powering said apparatus from said battery voltage if said primary power voltage is less than said first predetermined voltage.

Claim 4

Apparatus as set forth in claim 2 wherein said input coupling means and said interstage coupling means further includes means for coupling the output of each of said N storage devices to the input of the same device of said first set of N storage devices; and said apparatus further includes means for detecting if said primary voltage is less than a second predetermined voltage that is greater than said first predetermined voltage, and for causing said input coupling means and said interstage coupling means to couple said output of each of said N storage devices to said input of said same device when said primary voltage is less than said second predetermined voltage.

Claim 5

Apparatus as set forth in claim 2 wherein said first set of said N storage devices includes means for transferring data into each of said first set of N storage devices in response to a clock signal received at a clock input terminal of said apparatus, and said apparatus further includes means for isolating said clock signal from said first set of N storage devices if said primary power voltage is less than said first predetermined voltage.

Claim 6

Apparatus as set forth in claim 2 wherein said output terminals are driven by a like plurality of driver circuits wherein said plurality of driver circuits are powered only by said primary power voltage.

Claim 7

Apparatus as set forth in claim 1 wherein said input coupling means and said interstage coupling means further includes means for coupling the output of each of said N storage devices to the input of the same device of said first set of N storage devices when said transfer input terminal is at said second logic state.

Claim 8

Apparatus as set forth in claim 1 further including means for resetting said first and second sets of N storage devices upon receipt of a reset signal at a reset input terminal.

Claim 9

A gated shift register, for receiving a serial data stream at an input terminal and for converting said serial data stream to a plurality of output signals appearing simultaneously at a like plurality of output terminals, comprising: (a) a first set of N storage devices; (b) input coupling means for coupling said input terminal to a first storage device of said first set of N storage devices, and for coupling the output of said first storage device to the input of said first storage device; (c) interstage coupling means for transferring the data stored in each of the first N-1 storage devices of said first set of N storage devices to the last N-1 storage devices of said first set of N storage devices, to thereby form a shift register of N bits in length, and for coupling the output of each of said last N-1 storage devices to the input of the same device of said last N-1 storage devices; (d) a second set of N storage devices, each having an output coupled to one of said output terminals; (e) means for transferring the data stored in each of at least said first N-1 storage devices of said first set of N storage devices to a corresponding storage device in said second set of N storage devices in response to the presence of a first logic state applied to a transfer input terminal of said apparatus, and wherein said transferring means isolates the data stored in at least said first N-1 storage devices of said first set of N storage devices from respective corresponding ones of said second set of N storage devices in response to a second logic state applied to said transfer input terminal, wherein said last storage device of said second set of N storage devices is connected to always provide the data state of said last storage device of said first set of N storage devices: (f) means for powering said apparatus from the voltage present at a primary power input terminal if a primary power voltage at said primary power input terminal is greater than a battery voltage appearing at a battery input terminal, and for powering said apparatus from said battery voltage if said battery voltage is greater than said primary power voltage; and (g) means for detecting if said primary voltage is less than a predetermined voltage that is greater than said battery voltage, and for causing said input coupling means and said interstage coupling means to couple said output of each of said N storage devices to said input of said same device when said primary voltage is less than said predetermined voltage; and for causing said input coupling means to couple said input terminal to said first storage device of said first set of N storage devices and said interstage coupling means to transfer the data stored in each of said first N-1 storage devices of said first set of N storage devices to said last N-1 storage devices of said first set of N storage devices, to thereby form a shift register of N bits in length, when said primary power voltage is greater than said predetermined voltage.

Claim 10

A gated shift register, for receiving a serial data stream at an input terminal and for converting said serial data stream to a plurality of output signals appearing simultaneously at a like plurality of output terminals, comprising: (a) a first set of N storage devices; (b) input coupling means for coupling said input terminal to a first storage device of said first set of N storage devices, and for coupling the output of said first storage device to the input of said first storage device; (c) interstage coupling means for transferring the data stored in each of the first N-1 storage devices of said first set of N storage devices to the last N-1 storage devices of said first set of N storage devices, to thereby form a shift register of N bits in length, and for coupling the output of each of said last N-1 storage devices to the input of the same device of said last N-1 storage devices; (d) a second set of N storage devices, each having an output coupled to one of said output terminals; (e) means for transferring the data stored in each of at least said first N-1 storage devices of said first set of N storage devices to a corresponding storage device in said second set of N storage devices in response to the presence of a first logic state applied to a transfer input terminal of said apparatus, and wherein said transferring means isolates the data stored in at least said first N-1 storage devices of said first set of N storage devices from respective corresponding ones of said second set of N storage devices in response to a second logic state applied to said transfer input terminal, wherein said last storage device of said second set of N storage devices is connected to always provide the data state of said last storage device of said first set of N storage devices: (f) means for powering said apparatus from the voltage present at a primary power input terminal if a primary power voltage at said primary power input terminal is greater than a battery voltage appearing at a battery input terminal, and for powering said apparatus from said battery voltage if said battery voltage is greater than said primary power voltage; and (g) means for detecting if said primary voltage is less than a predetermined voltage that is greater than said battery voltage, and for causing said input coupling means and said interstage coupling means to couple said output of each of said N storage devices to said input of said same device when said primary voltage is less than said predetermined voltage; and for causing said input coupling means to couple said input terminal to said first storage device of said first set of N storage devices and said interstage coupling means to transfer the data stored in each of said first N-1 storage devices of said first set of N storage devices to said last N-1 storage devices of said first set of N storage devices, to thereby form a shift register of N bits in length, when said primary power voltage is greater than said predetermined voltage.

Claim 11

A gated shift register as set forth in claim 8 wherein said output terminals are driven by a like plurality of driver circuit wherein said plurality of driver circuits are powered only by said primary power voltage.

Claim 12

A gated shift register as set forth in claim 8 further including means for resetting said first and second sets of N storage devices upon receipt of a reset signal at a reset input terminal.