Patent US4845767A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4845767A Expired / Lapsed US ⏱️ 0.0 years remaining

Image signal processor

Assignee: Panasonic Holdings Corp
•
Filing: 1988-11-03
•
Granted: 1989-07-04
•
Expires: 2008-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An image signal processor which includes a local image register for receiving local image area data of m rows×n columns pixels, and a expansion use register of m row×1 column pixels coupled to the output of the local image register. Thereby, expansion of local image area, and parallel processing can be readily conducted.

Inventors

  • 👤 Toshiki Mori
  • 👤 Haruyasu Yamada
  • 👤 Kunitoshi Aono
  • 👤 Masakatsu Maruyama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 15:55
CPC Classifications
G; G06; G06T; G06T5/00; G06T5/20

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 131 words
An image signal processor comprising: a local image register for picking up local image area data of (m) rows×(n) columns: a calculation unit coupled to said local image register for conducting calculations based upon said local image area data: a clock control circuit coupled to said local image register for supplying clock signals thereto: a register coupled to said calculation unit for storing the output of said calculation unit: a selection circuit coupled to said calculation unit for selecting the input of said calculation unit; and an output control circuit coupled to said register for storing the output of said calculation unit for passing the output of said register for storing the output of the calculation unit therethrough for a predetermined period, said period being determined by said clock control circuit.
Claim 2
Dependent Claim 131 words
An image signal processor comprising: a local image register for picking up local image area data of (m) rows×(n) columns: a calculation unit coupled to said local image register for conducting calculations based upon said local image area data: a clock control circuit coupled to said local image register for supplying clock signals thereto: a register coupled to said calculation unit for storing the output of said calculation unit: a selection circuit coupled to said calculation unit for selecting the input of said calculation unit; and an output control circuit coupled to said register for storing the output of said calculation unit for passing the output of said register for storing the output of the calculation unit therethrough for a predetermined period, said period being determined by said clock control circuit.
Claim 3
Dependent Claim 255 words
An image signal processing system for parallel processing comprising: a plurality of image signal processors, each comprising; a local image register for picking up local image area data of (n) rows×(n) columns; a calculation unit coupled to said local image register for conducting calculations based upon said local image area data; a clock control circuit coupled to said local image register for supplying clock signals thereto; a register coupled to said calculating unit for storing the output of said calculation unit; a selection circuit coupled to said calculation unit for selecting the input of said calculation unit; and an output control circuit coupled to said register for storing the output of said calculation unit for passing the output of said register there through for a predetermined period, said period being determined by said clock control circuit; a means for simultaneously supplying image data in parallel to each of said local image registers in said plurality of image signal processors, such that said local image registers simultaneously store the same local image therein. a first control means for supplying said local image area data stored in said local image registers in turn to said calculation units in said plurality of image signal processors with said clock signals supplied by said control circuit, such that each of said calculation units receives different data of different local image areas; and a second control means for controlling said predetermined period in each of said image signal processors such that output data from said image signal processors are output consecutively.
Claim 4
Dependent Claim 255 words
An image signal processing system for parallel processing comprising: a plurality of image signal processors, each comprising; a local image register for picking up local image area data of (n) rows×(n) columns; a calculation unit coupled to said local image register for conducting calculations based upon said local image area data; a clock control circuit coupled to said local image register for supplying clock signals thereto; a register coupled to said calculating unit for storing the output of said calculation unit; a selection circuit coupled to said calculation unit for selecting the input of said calculation unit; and an output control circuit coupled to said register for storing the output of said calculation unit for passing the output of said register there through for a predetermined period, said period being determined by said clock control circuit; a means for simultaneously supplying image data in parallel to each of said local image registers in said plurality of image signal processors, such that said local image registers simultaneously store the same local image therein. a first control means for supplying said local image area data stored in said local image registers in turn to said calculation units in said plurality of image signal processors with said clock signals supplied by said control circuit, such that each of said calculation units receives different data of different local image areas; and a second control means for controlling said predetermined period in each of said image signal processors such that output data from said image signal processors are output consecutively.

References Cited (Backward Citations)

US4484346A Cited
US4550437A Cited
US4635292A Cited
US4646335A Cited
US4718091A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-03 1993-01-02 1993-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-03 1997-01-02 1997-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-03 2001-01-02 2001-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag