US4843450A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Compound semiconductor interface control
Assignee: International Business Machines Corp
•
Filing: 1986-06-16
•
Granted: 1989-06-27
•
Expires: 2006-06-16
Abstract
Abstract Control of the Fermi level pinning problem and the production of flat band surface performance in compound semiconductors is achieved by providing a cationic oxide free of anionic species on the surface of the semiconductor for flat band performance and with a localized inclusion of some anionic species for barrier performance so that oxide and metal work function responsiveness is available in structure and performance in MOSFET, MESFET and different work function metal FET structures. A cationic gallium oxide is produced on GaAs by oxide growth during illumination and while being rinsed with oxygenated water. The oxidation is used to produce both anionic and cationic species while the rinsing process selectively removes all the anionic species.
Inventors
- 👤 Peter D. Kirchner
- 👤 Alan C. Warren
- 👤 Jerry M. Woodall
- 👤 Steven L. Wright
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 06:35
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6312; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6738; H10D30/674; H10D30/675; H10D62/00; H10D62/80; H10D62/83; H10D62/85; H10D64/00; H10D64/01; H10D64/013; H10D64/01358; H10D64/60; H10D64/62; H10D64/64; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10P14/6324
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
91 words
In a compound semiconductor metal oxide field effect type transistor device having source and drain high conductivity electrodes separated by a channel with a metal over oxide type gate in current influencing proximity to said channel and wherein the anionic ingredient of said compound semiconductor is arsenic, the improvement comprising: said channel being of compound semiconductor material, and said oxide being a water and light generated binary cationic ingredient oxide of said compound semiconductor material sufficiently free of anionic species to permit unpinning of the Fermi level of said compound semiconductor.
Claim 2
Dependent Claim
91 words
In a compound semiconductor metal oxide field effect type transistor device having source and drain high conductivity electrodes separated by a channel with a metal over oxide type gate in current influencing proximity to said channel and wherein the anionic ingredient of said compound semiconductor is arsenic, the improvement comprising: said channel being of compound semiconductor material, and said oxide being a water and light generated binary cationic ingredient oxide of said compound semiconductor material sufficiently free of anionic species to permit unpinning of the Fermi level of said compound semiconductor.
Claim 3
Dependent Claim
11 words
The transistor of claim 1 where said compound semiconductor is GaAs.
Claim 4
Dependent Claim
14 words
The transistor of claim 2 wherein said gate oxide is approximately 1000 Å thick.
Claim 5
Dependent Claim
138 words
In a compound seimconductor metal semiconductor field effect type transistor having in one surface of a compound semiconductor member source and rain high conductivity electrodes separated by a channel, the improvement comprising: said channel being of a layer of n conductivity type compound semiconductor material wherein the anionic ingredient of said layer is arsenic, an area of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of quantum mechanical tunneling thickness positioned between each high conductivity electrode and said compound semiconductor surface, and an area of a binary cationic ingredient oxide of said compound semiconductor containing anionic species positioned between said gate metal electrode and said compound semiconductor which permits sufficient band bending to provide a rectifying gate contact.
Claim 6
Dependent Claim
138 words
In a compound seimconductor metal semiconductor field effect type transistor having in one surface of a compound semiconductor member source and rain high conductivity electrodes separated by a channel, the improvement comprising: said channel being of a layer of n conductivity type compound semiconductor material wherein the anionic ingredient of said layer is arsenic, an area of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of quantum mechanical tunneling thickness positioned between each high conductivity electrode and said compound semiconductor surface, and an area of a binary cationic ingredient oxide of said compound semiconductor containing anionic species positioned between said gate metal electrode and said compound semiconductor which permits sufficient band bending to provide a rectifying gate contact.
Claim 7
Dependent Claim
10 words
The transistor of claim 4 where said semiconductor is GaAs.
Claim 8
Dependent Claim
13 words
The transistor of claim 5 where said tunneling thickness is approximately 50 Å.
Claim 9
Dependent Claim
174 words
In a Compound semiconductor field effect type transistor having source and drain high conductivity electrodes separated by a channel with a gate electrode in current influencing proximity to said channel, the improvement comprising: said transistor being in a layer of n conductivity type compound semiconductor material, said source and drain high conductivity electrodes being of a metal with a low work function separated from said n conductivity type layer by a layer of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of semiconductor material having a thickness compatible with quantum mechanical tunneling, and said gate metal electrode being of a high work function metal separated from said n conductivity type layer by a layer of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of semiconductor material having a thickness compatible with quantum mechanical tunneling.
Claim 10
Dependent Claim
174 words
In a Compound semiconductor field effect type transistor having source and drain high conductivity electrodes separated by a channel with a gate electrode in current influencing proximity to said channel, the improvement comprising: said transistor being in a layer of n conductivity type compound semiconductor material, said source and drain high conductivity electrodes being of a metal with a low work function separated from said n conductivity type layer by a layer of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of semiconductor material having a thickness compatible with quantum mechanical tunneling, and said gate metal electrode being of a high work function metal separated from said n conductivity type layer by a layer of a water and light generated binary cationic ingredient oxide of said compound semiconductor sufficiently free of anion species to permit unpinning of the Fermi level of said layer of semiconductor material having a thickness compatible with quantum mechanical tunneling.
Claim 11
Dependent Claim
11 words
The transistor of claim 7 where said compound semiconductor is GaAs.
Claim 12
Dependent Claim
21 words
The transistor of claim 8 where the thickness of said cationic ingredient oxide of said compound semiconductor is approximately 50 Å.
Claim 13
Dependent Claim
21 words
The transistor of claim 9 where said low work function metal is Al and said high work function metal is Au.
Claim 14
Dependent Claim
89 words
A compound semiconductor monocrystalline member of gallium arsenide having at least one exposed surface region and having on at least a portion of said surface region a layer of a water and light generated binary cationic ingredient oxide that is sufficiently free of anionic species to permit unpinning of the Fermi level of said semiconductor and at least one localized region disposed in said binary cationic ingredient oxide layer containing a quantity of anion species in a concentration greater than that present in said binary cationic ingredient oxide layer.
Claim 15
Dependent Claim
89 words
A compound semiconductor monocrystalline member of gallium arsenide having at least one exposed surface region and having on at least a portion of said surface region a layer of a water and light generated binary cationic ingredient oxide that is sufficiently free of anionic species to permit unpinning of the Fermi level of said semiconductor and at least one localized region disposed in said binary cationic ingredient oxide layer containing a quantity of anion species in a concentration greater than that present in said binary cationic ingredient oxide layer.
References Cited (Backward Citations)
FR2116159A5
Cited
US3798139A
Cited
US3914465A
Cited
US3890169A
Cited
US3923975A
Cited
US4075650A
Cited
US4121238A
Cited
JPS54130879A
Cited
JPS5513925A
Cited
WO1980000521A1
Cited
US4351706A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-06-26 | 1992-12-26 | 1993-06-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-06-26 | 1996-12-26 | 1997-06-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-06-26 | 2000-12-26 | 2001-06-27 | $7700.00 | Window Closed / Lapsed |