← Back to Patent Explorer
US4841513A Expired / Lapsed US ⏱️ 0.0 years remaining

Sequential buffer device

Assignee: US Philips Corp
•
Filing: 1987-06-01
•
Granted: 1989-06-20
•
Expires: 2007-06-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A sequential buffer device for connection to a serially readable memory. The device has an input for serially receiving successive data frames, which frames contain user data, error detection data and error correction data in a predetermined pattern; a random access memory which is connected to the input in order to store the data of at least one frame received in a byte-wise first write operation, under the control of a byte-wise incrementable address counter; a cyclically operational error detection device which is connected to the input in order to execute an error detection on the basis of the error detection data in a frame received; an error correction device which is bidirectionally connected to the random access memory in order to localize and correct an error under the control of the error correction device and on the basis of the error correction data in the frame; and a first-in-first-out (FIFO) memory having a capacity which equals at the most the capacity of the random access memory. A data input which is connected to a data output of the random access memory in order to execute, in synchronism with the first read operation, a first write operation for writing data from the random access memory into the FIFO memory. The FIFO memory also has a data output for performing a second user read operation asynchronously with respect to the first read-out operation, in order to read data from the FIFO memory.

Inventors

  • 👤 Hassan Farhangi
  • 👤 Johan W. M. E. Konings

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 01:08
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1833; G06F3/0628; G06F3/0655; G06F3/0656

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 284 words
A sequential buffer device for connection to a player for an optically readable memory disc, which player includes error protection members for data originating from the disc was well as reconfiguration members for presenting data elements of successive data frames on a serial output at a predetermined, uniform speed, which sequential buffer device comprises: a serial input coupled to said serial output of said player to receive successive data frames which contain user data and possibly error detection data and error correction data in a predetermined pattern a random ; access memory connected to input for storing the data of at least one frame received in a first byte-wise write operation under the control of a byte-wise incrementable address counter ; a cyclically operative error detection device also connected to said serial input to perform error detection on the basis of the error detection data in a received frame; an error correction device bidirectionally connected to the random access memory to localize and correct an error under the control of the error detection device and on the basis of the error correction data in the frame ; and a first-in-first-out memory having a capacity at most equal to the capacity of the random access memory and having a data input which connected to a data output of the random access memory for executing a first read and a second write operation in synchronism with said first write operation in order to write data from the random access memory intop the first-in-first-out memory said first-in-first-out memory also having a data output for executing a user read operation asynchronously with respect to said first write operation in order to read out data from said first-on-first-out memory.
Claim 2
Dependent Claim 284 words
A sequential buffer device for connection to a player for an optically readable memory disc, which player includes error protection members for data originating from the disc was well as reconfiguration members for presenting data elements of successive data frames on a serial output at a predetermined, uniform speed, which sequential buffer device comprises: a serial input coupled to said serial output of said player to receive successive data frames which contain user data and possibly error detection data and error correction data in a predetermined pattern a random ; access memory connected to input for storing the data of at least one frame received in a first byte-wise write operation under the control of a byte-wise incrementable address counter ; a cyclically operative error detection device also connected to said serial input to perform error detection on the basis of the error detection data in a received frame; an error correction device bidirectionally connected to the random access memory to localize and correct an error under the control of the error detection device and on the basis of the error correction data in the frame ; and a first-in-first-out memory having a capacity at most equal to the capacity of the random access memory and having a data input which connected to a data output of the random access memory for executing a first read and a second write operation in synchronism with said first write operation in order to write data from the random access memory intop the first-in-first-out memory said first-in-first-out memory also having a data output for executing a user read operation asynchronously with respect to said first write operation in order to read out data from said first-on-first-out memory.
Claim 3
Dependent Claim 36 words
A sequential buffer device as claimed in claim 1, characterized in that the capacity of the random access memory equals the amount of data contained in a frame, the first read operation being a read-before-write operation.
Claim 4
Dependent Claim 20 words
A sequential buffer device as claimed in claim 1 or 2, characterized in that first-in-first-out memory is a shift register.
Claim 5
Dependent Claim 31 words
A sequential buffer device as claimed in claim 3, characterized in that the capacity of the first-in-first-out memory is substantially smaller than the amount of user data present in a frame.
Claim 6
Dependent Claim 22 words
A sequential buffer device as claimed in claim 4, characterized in that the shift register has a storage capacity of 64 bytes.
Claim 7
Dependent Claim 36 words
A sequential buffer device as claimed in claim 1, characterized in that the absence of error detection data and error correction data in a frame, the error detection device and the error correction device are de-activated
Claim 8
Dependent Claim 41 words
A sequential buffer device as claimed in claim 1 or claim 2 characterized in that the first-in-first-out memory comprises a priority mechanism for granting priority to the second write operation in the case of coincidence of a permissible second write operation

References Cited (Backward Citations)

US4672597A Cited
US4736352A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-06-19 1992-12-19 1993-06-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-06-19 1996-12-19 1997-06-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-06-19 2000-12-19 2001-06-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag