← Back to Patent Explorer
US4835596A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor with a high collector-emitter breakthrough voltage

Assignee: Siemens AG
•
Filing: 1984-03-19
•
Granted: 1989-05-30
•
Expires: 2004-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Transistor arrangement with a high collector-emitter breakthrough voltage having a heavily doped emitter zone in a more weakly doped base zone includes an even more weakly doped collector zone having a collector contact diffusion region and a buried layer region, the base zone being embedded in the collector zone, the collector zone being formed of a weakly doped epitaxial layer on a substrate having a type of conduction opposite that of the epitaxial layer, the buried layer region at least partially underlying the base zone.

Inventors

  • 👤 Wolfgang Werner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 11:58
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/137; H10D30/00; H10D30/80; H10D30/83; H10D84/00; H10D84/101; H10D84/121; H10W; H10W15/00; H10W15/01

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 291 words
Transistor arrangement with a high collector-emitter breakthrough voltage having a heavily doped emitter zone in a more weakly doped base zone, comprising an even more weakly doped collector zone having a collector contact diffusion region and a buried layer region, the base zone being embedded in said collector zone, said collector zone being formed of a weakly doped epitaxial layer on a weakly doped substrate having a type of conduction opposite that of said epitaxial layer, the buried layer region at least partially underlying the base zone, the buried layer region being heavily doped and being of the same conduction type as that of the collector zone, the heavily doped buried layer region being disposed between said weakly doped substrate and the collector zone, and a junction field-effect transistor located between the base zone and the collector contact diffusion region, said junction field-effect transistor having a width-to-length ratio in accordance with the current to be processed, the collector contact diffusion region surrounding the base zone at a given spacing therefrom, said base zone projecting laterally beyond said buried layer region, said junction field-effect transistor having a channel formed of a region of said collector zone lying between said base zone and said substrate and also between an edge of said base zone and an edge of said buried layer region, said junction field-effect transistor having a source and a drain, respectively formed of the buried layer and the collector contact diffusion zone, respectively, and a region of the collector zone directly bordering the respective buried layer and collector; said emitter zone, said base zone and said collector zone forming a bipolar transistor, and said junction field-effect transistor having a pinch voltage smaller than the collector-emitter breakthrough voltage of said bipolar transistor.
Claim 2
Dependent Claim 291 words
Transistor arrangement with a high collector-emitter breakthrough voltage having a heavily doped emitter zone in a more weakly doped base zone, comprising an even more weakly doped collector zone having a collector contact diffusion region and a buried layer region, the base zone being embedded in said collector zone, said collector zone being formed of a weakly doped epitaxial layer on a weakly doped substrate having a type of conduction opposite that of said epitaxial layer, the buried layer region at least partially underlying the base zone, the buried layer region being heavily doped and being of the same conduction type as that of the collector zone, the heavily doped buried layer region being disposed between said weakly doped substrate and the collector zone, and a junction field-effect transistor located between the base zone and the collector contact diffusion region, said junction field-effect transistor having a width-to-length ratio in accordance with the current to be processed, the collector contact diffusion region surrounding the base zone at a given spacing therefrom, said base zone projecting laterally beyond said buried layer region, said junction field-effect transistor having a channel formed of a region of said collector zone lying between said base zone and said substrate and also between an edge of said base zone and an edge of said buried layer region, said junction field-effect transistor having a source and a drain, respectively formed of the buried layer and the collector contact diffusion zone, respectively, and a region of the collector zone directly bordering the respective buried layer and collector; said emitter zone, said base zone and said collector zone forming a bipolar transistor, and said junction field-effect transistor having a pinch voltage smaller than the collector-emitter breakthrough voltage of said bipolar transistor.
Claim 3
Dependent Claim 26 words
Transistor arrangement according to claim 1, wherein the buried layer is of such width that the base zone is only partly underlaid by the buried layer.

References Cited (Backward Citations)

US3441815A Cited
US3404295A Cited
US3564356A Cited
US4003072A Cited
JPS5367368A Cited
US4292642A Cited
US4337474A Cited
JPH05244574A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-29 1992-11-28 1993-05-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-29 1996-11-28 1997-05-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-29 2000-11-28 2001-05-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag