← Back to Patent Explorer
US4833636A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog, two signal correlator

Assignee: Fujifilm Holdings Corp
•
Filing: 1988-06-17
•
Granted: 1989-05-23
•
Expires: 2008-06-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A correlator, such as may be used in a phase detecting device of an automatic focusing circuit for a camera , has a simple arrangement that attains improved accuracy and high speed. A pair of charge storing elements is provided to which input signals are applied. When predetermined charges are supplied into potential wells formed in the charge storing elements, charge remaining in the potential wells depending on their depth can be detected as the absolute value of the difference between the two input signals. Therefore, the input signals can be subjected to correlation directly as they are, that is, in analog form, without conversion to digital form.

Inventors

  • 👤 Takashi Miida
  • 👤 Nozomu Ozaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 18:07
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/19; G06G7/1907

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 525 words
A correlator for obtaining as a correlation value the sum of the absolute values of the difference between pairs of input signals to be operated upon comprising: a pair of input sources having potential wells, where said potential wells of said pair of input sources change in depth in accordance with voltages applied to said potential wells; a first charge storing element having a potential well, where the depth of said potential well of said first charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said first charge storing element, and where said first charge storing element is juxtaposed with one of said input sources so that electrical charges are transmitted between said first charge storing element and said one of said input sources; a second charge storing element having a potential well, where the depth of said potential well of said second charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said second charge storing element, and where said second charge storing element is juxtaposed with said first charge storing element so that a electrical charge is transmitted between said potential well of said first charge storing element and said potential well of said second charge storing element; a third charge storing element having a potential well, where the depth of said potential well of said third charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said third charge storing element, and where said third charge storing element is juxtaposed with the other of said input sources so that electrical charges are transmitted between said potential well of said third charge storing element and said other of said input sources with respect to a Fermi level of said other of said input sources; a fourth charge storing element having a potential well, where the depth of said potential well of said fourth charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said fourth charge storing element, and where said fourth charge storing element is juxtaposed with said third charge storing element so that a electrical charge is transmitted between said potential well of said third charge storing element and said potential well of said fourth charge storing element; a pair of floating diffusions forming potential wells for storing charges transmitted form said potential wells of said second and fourth charge storing elements, and in which, after one of said input signals is applied to said gate layer of said second and fourth charge storing elements, Fermi levels of said input sources are temporarily made smaller than the depths of said potential wells of said first through fourth charge storing elements so that charge stored in advance is transferred into said potential wells of said first through fourth charge storing elements, and charge remaining in said potential wells of said second or fourth charge storing element is accumulated, as an absolute value of the difference between said input signals, in one of said floating diffusions.
Claim 2
Dependent Claim 525 words
A correlator for obtaining as a correlation value the sum of the absolute values of the difference between pairs of input signals to be operated upon comprising: a pair of input sources having potential wells, where said potential wells of said pair of input sources change in depth in accordance with voltages applied to said potential wells; a first charge storing element having a potential well, where the depth of said potential well of said first charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said first charge storing element, and where said first charge storing element is juxtaposed with one of said input sources so that electrical charges are transmitted between said first charge storing element and said one of said input sources; a second charge storing element having a potential well, where the depth of said potential well of said second charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said second charge storing element, and where said second charge storing element is juxtaposed with said first charge storing element so that a electrical charge is transmitted between said potential well of said first charge storing element and said potential well of said second charge storing element; a third charge storing element having a potential well, where the depth of said potential well of said third charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said third charge storing element, and where said third charge storing element is juxtaposed with the other of said input sources so that electrical charges are transmitted between said potential well of said third charge storing element and said other of said input sources with respect to a Fermi level of said other of said input sources; a fourth charge storing element having a potential well, where the depth of said potential well of said fourth charge storing element changes in accordance with a voltage applied to a gate layer of said potential well of said fourth charge storing element, and where said fourth charge storing element is juxtaposed with said third charge storing element so that a electrical charge is transmitted between said potential well of said third charge storing element and said potential well of said fourth charge storing element; a pair of floating diffusions forming potential wells for storing charges transmitted form said potential wells of said second and fourth charge storing elements, and in which, after one of said input signals is applied to said gate layer of said second and fourth charge storing elements, Fermi levels of said input sources are temporarily made smaller than the depths of said potential wells of said first through fourth charge storing elements so that charge stored in advance is transferred into said potential wells of said first through fourth charge storing elements, and charge remaining in said potential wells of said second or fourth charge storing element is accumulated, as an absolute value of the difference between said input signals, in one of said floating diffusions.
Claim 3
Dependent Claim 30 words
The correlator of claim 1, wherein all of said input sources and first through fourth charge storing elements are formed on a single semiconductor substrate as a semiconductor integrated circuit.
Claim 4
Dependent Claim 35 words
The correlator of claim 1, wherein said gate layers of said first and third charge storing elements are connected together and said gate layers of said second and fourth charge storing elements are connected together.

References Cited (Backward Citations)

US4034199A Cited
US4041298A Cited
US4079238A Cited
US4509181A Cited
US4639678A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-22 1992-11-21 1993-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-22 1996-11-21 1997-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-22 2000-11-21 2001-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag