US4833559A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Capacitor multiplexing for magnetoresistive heads
Assignee: Seagate Technology LLC
•
Filing: 1987-09-02
•
Granted: 1989-05-23
•
Expires: 2007-09-02
Abstract
Abstract This patent teaches multiplexing MR head circuits to an off-chip capacitor in novel ways to eliminate excessive numbers of off-chip components. The bias current is switched off for each MR head when it is not in use and the bias current is supplied only to the MR head being employed at a given time. On the sensing side, the invention teaches connecting a single capacitor across a plurality of pairs of transistor emitters, each pair of transistors having their collectors (assuming NPN) connected to the sense lines of one of the MR heads. A number of example circuits are illustrated and described, including one employing PNP transistors.
Inventors
- 👤 Nathan R. Belk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 23:15
CPC Classifications
G; G11; G11B; G11B33/00; G11B33/12; G11B33/121; G11B33/122; G11B19/00; G11B19/02; G11B5/00; G11B5/127; G11B5/33; G11B5/39; G11B5/3903; G11B5/48; G11B5/49; H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/603; H03K17/62
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
95 words
A circuit for sharing a single capacitor among a plurality of pairs of transistors, each pair comprising a left and a right transistor, wherein all of the emitters of the left transistors of each of the pairs is tied to one side of the capacitor and all of the emitters of the right side of each of the pairs is tied to the other side of the capacitor said circuit having: means for selectively turning on one of the transistor pairs while simultaneously reverse biasing the emitter-base junction of the rest of the transistor pairs.
Claim 2
Dependent Claim
95 words
A circuit for sharing a single capacitor among a plurality of pairs of transistors, each pair comprising a left and a right transistor, wherein all of the emitters of the left transistors of each of the pairs is tied to one side of the capacitor and all of the emitters of the right side of each of the pairs is tied to the other side of the capacitor said circuit having: means for selectively turning on one of the transistor pairs while simultaneously reverse biasing the emitter-base junction of the rest of the transistor pairs.
Claim 3
Dependent Claim
95 words
A circuit as set forth in claim 1 for use with a multiplicity of MR heads wherein a plurality of voltage mode circuit units are employed to accept a voltage input to selectively turn on the individual voltage mode circuit unit receiving said input voltage, wherein said voltage mode circuit includes two different voltage reference sources tied to a bypass capacitor and wherein one side of the capacitor is tied to the current source origin and one is tied to the current source drain for biasing one MR head in said voltage mode circuit unit.
Claim 4
Dependent Claim
66 words
A circuit as set forth in claim 2 wherein the voltage mode circuit includes at lesat one current originating transistor and one resistor in series, with the current originating transistor base connected to one side of the bypass capacitor and the current originating tranistor emitter in electrical connection with the resistor which is in turn in electrical connection with a first side of the MR head.
Claim 5
Dependent Claim
53 words
A circuit as set forth in claim 3 wherein the second side of the MR head is tied to a second resistor which is in turn in electrical connection with the emitter of at least one current flow transistor whose base is in electrical connection with the other side of said bypass capacitor.
Claim 6
Dependent Claim
32 words
A circuit as set forth in claim 4 wherein the emitter of the current flow transistor is also in electrical connection with a current drain which is activated by said input voltage.
Claim 7
Dependent Claim
64 words
A circuit as set forth in claim 1 wherein a current drain shunting circuit unit is employed for each MR head to accept a voltage input to selectively turn on the individual current drain shunting circuit unit receiving said input voltage, wherein said current drain shunting circuit unit includes switch means for providing an electrical path for the bias current to the current drain.
Claim 8
Dependent Claim
62 words
A current drain shunting circuit unit to accept a voltage input to selectively turn the current drain shunting circuit unit on, wherein said current drain shunting circuit unit includes switch means for providing an electrical path for the bias current to the current drain, and a resistor and an MR head connected in parallel between said switch means and a current origin.
Claim 9
Dependent Claim
62 words
A current drain shunting circuit unit to accept a voltage input to selectively turn the current drain shunting circuit unit on, wherein said current drain shunting circuit unit includes switch means for providing an electrical path for the bias current to the current drain, and a resistor and an MR head connected in parallel between said switch means and a current origin.
Claim 10
Dependent Claim
66 words
A voltage mode circuit unit to accept a voltage input to selectively turn the voltage mode circuit on, wherein said voltage mode circuit includes two different voltage reference sources tied to a bypass capacitor and wherein one side of the capacitor is tied to a current origin and one is tied to a current drain for biasing an MR head in said voltage mode circuit unit.
Claim 11
Dependent Claim
66 words
A voltage mode circuit unit to accept a voltage input to selectively turn the voltage mode circuit on, wherein said voltage mode circuit includes two different voltage reference sources tied to a bypass capacitor and wherein one side of the capacitor is tied to a current origin and one is tied to a current drain for biasing an MR head in said voltage mode circuit unit.
Claim 12
Dependent Claim
87 words
A circuit for sharing a single capacitor among a plurality of pairs of transistors, wherein a single DC blocking capacitor is multiplexed among pairs of transistor emitters, so arranged and disposed that the emitters of one transistor of each pair is selectably connectable to one side of the capacitor at the same time that the other transistor of the selected pair is connected to the other side of the capacitor and wherein when one pair is selected all other transistor pairs sharing the capacitor are reverse biased.
Claim 13
Dependent Claim
87 words
A circuit for sharing a single capacitor among a plurality of pairs of transistors, wherein a single DC blocking capacitor is multiplexed among pairs of transistor emitters, so arranged and disposed that the emitters of one transistor of each pair is selectably connectable to one side of the capacitor at the same time that the other transistor of the selected pair is connected to the other side of the capacitor and wherein when one pair is selected all other transistor pairs sharing the capacitor are reverse biased.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-22 | 1992-11-21 | 1993-05-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-22 | 1996-11-21 | 1997-05-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-22 | 2000-11-21 | 2001-05-23 | $7700.00 | Window Closed / Lapsed |