US4833350A — Bipolar-CMOS digital interface circuit

Claim 1

Independent Claim 211 words

A complementary metal-oxide-semiconductor (CMOS) digital input circuit that switches between first and second CMOS logic states, comprising: first and second supply voltage conductors carrying respective first and second CMOS supply voltages; voltage offset means for offsetting the first and second CMOS supply voltages by amounts proportional to threshold voltages of respective first and second complementary transistors of the field-effect type thereby to generate first and second CMOS supply offset voltages; impedance transforming means having first and second low-impedance outputs and receiving the first and second CMOS supply offset voltages for providing them to the respective first and second low-impedance outputs; and an output stage including third and fourth transistors of the field-effect type complementary to the respective first and second transistors, the third and fourth transistors having source terminals receiving the respective first and second CMOS supply offset voltages, gate terminals electrically connected to form an input terminal, and drain terminals electrically connected to form an output terminal, whereby the output stage establishes a logic threshold voltage between the first and second CMOS logic states to provide a CMOS logic signal to the output terminal in response to a logic signal applied to the input terminal and in accordance with the relative voltages of the logic threshold and the logic signal.

Claim 2

Dependent Claim 211 words

A complementary metal-oxide-semiconductor (CMOS) digital input circuit that switches between first and second CMOS logic states, comprising: first and second supply voltage conductors carrying respective first and second CMOS supply voltages; voltage offset means for offsetting the first and second CMOS supply voltages by amounts proportional to threshold voltages of respective first and second complementary transistors of the field-effect type thereby to generate first and second CMOS supply offset voltages; impedance transforming means having first and second low-impedance outputs and receiving the first and second CMOS supply offset voltages for providing them to the respective first and second low-impedance outputs; and an output stage including third and fourth transistors of the field-effect type complementary to the respective first and second transistors, the third and fourth transistors having source terminals receiving the respective first and second CMOS supply offset voltages, gate terminals electrically connected to form an input terminal, and drain terminals electrically connected to form an output terminal, whereby the output stage establishes a logic threshold voltage between the first and second CMOS logic states to provide a CMOS logic signal to the output terminal in response to a logic signal applied to the input terminal and in accordance with the relative voltages of the logic threshold and the logic signal.

Claim 3

Dependent Claim 27 words

The circuit of claim 1 in which the impedance transforming means includes first and second buffer amplifiers that receive the respective first and second supply offset voltages.

Claim 4

Dependent Claim 20 words

The circuit of claim 2 in which each of the first and second buffer amplifiers includes a voltage follower amplifier.

Claim 5

Dependent Claim 107 words

The circuit of claim 1 in which the first transistor has a gate terminal and a drain terminal that are electrically connected to the first supply voltage conductor and the second transistor has a gate terminal and a drain terminal that are electrically connected to the second supply voltage conductor and in which the voltage offset means includes fifth and sixth transistors of the field-effect type complementary to the respective first and second transistors, the fifth and sixth transistors having source terminals electrically connected to the source terminals of the respective first and second transistors and having gate terminals and drain terminals electrically connected to one another.

Claim 6

Dependent Claim 150 words

A digital transform circuit for transforming a bipolar logic signal so that its voltage waveform is positioned symmetrically about a preselected logic threshold, the bipolar logic signal including a signal voltage component and a common mode voltage component, comprising: first and second current mirrors electrically connected to first and second current generating stages that receive first and second input currents of magnitudes proportional to the common mode voltage component and the bipolar logic signal, respectively; first and second bias sources electrically connected to the respective first and second current mirrors for generating bias signals that offset by preselected amounts the signals generated by the first and second current generating stages; and a conductor electrically connected between the first and second current mirrors so that they cooperate to generate an output signal proportional to the difference between the first and second input currents and positioned symmetrically about the preselected logic threshold.

Claim 7

Dependent Claim 150 words

A digital transform circuit for transforming a bipolar logic signal so that its voltage waveform is positioned symmetrically about a preselected logic threshold, the bipolar logic signal including a signal voltage component and a common mode voltage component, comprising: first and second current mirrors electrically connected to first and second current generating stages that receive first and second input currents of magnitudes proportional to the common mode voltage component and the bipolar logic signal, respectively; first and second bias sources electrically connected to the respective first and second current mirrors for generating bias signals that offset by preselected amounts the signals generated by the first and second current generating stages; and a conductor electrically connected between the first and second current mirrors so that they cooperate to generate an output signal proportional to the difference between the first and second input currents and positioned symmetrically about the preselected logic threshold.

Claim 8

Dependent Claim 108 words

The circuit of claim 5 in which each current generating stage and its associated current mirror include respective first and second transistors of the bipolar junction type configured so that: (a) the base terminals of the first and second transistors are electrically connected, (b) the emitter terminals of the first and second transistors are electrically connected to a common supply voltage, (c) the base terminal and collector terminal of the first transistor are electrically connected and receive one of the first and second input currents, and (d) the collector terminal of the second transistor is electrically connected to the corresponding one of the first and second bias sources.

Claim 9

Dependent Claim 46 words

The circuit of claim 6 in which the conductor is electrically connected between the collector terminal of the second transistor of the first current mirror and the base terminals of the first and second transistors of the respective second current generating stage and second current mirror.

Claim 10

Dependent Claim 23 words

The circuit of claim 5 further comprising temperature compensating means for increasing the temperature range over which the digital transform circuit is operational.

Claim 11

Dependent Claim 26 words

The circuit of claim 8 in which the temperature compensating means comprises a diode electrically connected between the second current mirror and the second bias source.

Claim 12

Dependent Claim 17 words

The circuit of claim 5 in which the bipolar logic signal is an emitter-coupled logic digital signal.

Claim 13

Dependent Claim 159 words

An interface circuit electrically connected between a bipolar digital circuit that generates a bipolar logic signal and a complementary metal-oxide-semiconductor((CMOS) digital circuit that receives a CMOS logic signal, the interface circuit receiving the bipolar logic signal and generating a corresponding CMOS logic signal, the bipolar logic signal including a signal voltage component and a common mode voltage component, comprising: a digital transform circuit that receives the bipolar logic signal and generates from it an intermediate logic signal having a preselected voltage offset and a signal component that is proportional to the signal voltage component of the bipolar logic signal; and a CMOS digital input circuit that provides a common logic threshold for first and second CMOS logic signal levels, the common logic threshold having a voltage that is approximately equal to the preselected voltage offset of the intermediate logic signal, the digital input circuit receiving the intermediate logic signal and generating in response to it a CMOS logic signal.

Claim 14

Dependent Claim 159 words

An interface circuit electrically connected between a bipolar digital circuit that generates a bipolar logic signal and a complementary metal-oxide-semiconductor((CMOS) digital circuit that receives a CMOS logic signal, the interface circuit receiving the bipolar logic signal and generating a corresponding CMOS logic signal, the bipolar logic signal including a signal voltage component and a common mode voltage component, comprising: a digital transform circuit that receives the bipolar logic signal and generates from it an intermediate logic signal having a preselected voltage offset and a signal component that is proportional to the signal voltage component of the bipolar logic signal; and a CMOS digital input circuit that provides a common logic threshold for first and second CMOS logic signal levels, the common logic threshold having a voltage that is approximately equal to the preselected voltage offset of the intermediate logic signal, the digital input circuit receiving the intermediate logic signal and generating in response to it a CMOS logic signal.

Claim 15

Dependent Claim 171 words

The circuit of claim 11 in which the CMOS digital input circuit includes: first and second supply voltage conductors carrying respective first and second CMOS supply voltages; voltage offset means for offsetting the first and second CMOS supply voltages by amounts proportional to threshold voltages of respective first and second complementary transistors of the field-effect type thereby to generate first and second CMOS supply offset voltages; impedance transforming means having first and second low-impedance outputs and receiving the first and second CMOS supply offset voltages for providing them to the respective first and second low-impedance outputs, respectively; and an output stage including third and fourth transistors of the field-effect type complementary to the respective first and second transistors, the third and fourth transistors having source terminals receiving the respective first and second CMOS supply offset voltages, gate terminals electrically connected to form an input terminal, and drain terminals electrically connected to form an output terminal, whereby the output stage cooperates with the voltage offset means to establish the common logic threshold.

Claim 16

Dependent Claim 105 words

The circuit of claim 11 in which the digital transform circuit includes: first and second current mirrors electrically connected to first and second current generating stages that receive first and second input currents of magnitudes proportional to the common mode voltage component and the bipolar logic signal, respectively; first and second bias sources electrically connected to the respective first and second current mirrors for generating bias signals that offset by preselected amounts the signals generated by the first and second current generating stages; and a conductor electrically connected between the first and second current mirrors so that they cooperate to generate the intermediate logic signal.

Claim 17

Independent Claim 90 words

A method of transforming a bipolar logic signal so that its voltage waveform is compatible with that of a CMOS logic signal, the bipolar logic signal including a signal voltage component and a common mode voltage component, the method comprising: canceling the common mode voltage component of the bipolar logic signal; offsetting the signal voltage component so that its voltage waveform is positioned generally symmetrically about a CMOS logic threshold; and amplifying the signal voltage component so that its amplitude is compatible with the amplitude of a CMOS logic signal.

Claim 18

Independent Claim 90 words

A method of transforming a bipolar logic signal so that its voltage waveform is compatible with that of a CMOS logic signal, the bipolar logic signal including a signal voltage component and a common mode voltage component, the method comprising: canceling the common mode voltage component of the bipolar logic signal; offsetting the signal voltage component so that its voltage waveform is positioned generally symmetrically about a CMOS logic threshold; and amplifying the signal voltage component so that its amplitude is compatible with the amplitude of a CMOS logic signal.

Claim 19

Dependent Claim 19 words

The method of claim 14 in which the CMOS logic threshold is generated by a CMOS digital input circuit.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1992-05-22	1992-11-21	1993-05-23	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1996-05-22	1996-11-21	1997-05-23	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2000-05-22	2000-11-21	2001-05-23	$7700.00	Window Closed / Lapsed

Bipolar-CMOS digital interface circuit

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag