US4831288A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Direct parallel connection circuit of self-turn-off semiconductor elements
Assignee: Hitachi Ltd
•
Filing: 1987-05-26
•
Granted: 1989-05-16
•
Expires: 2007-05-26
Abstract
Abstract A direct parallel connection circuit of gate turn-off thyristors wherein a plurality of GTO's having different current capacities are directly connected in parallel. A turn-on gate current and a turn-off gate current are passed to the gate of each of GTO's through a resistor and a reactor, respectively so as to substantially simultaneously turn-on and turn-off GTO'S, respectively.
Inventors
- 👤 Katsunori Chida
- 👤 Sigeo Tomita
- 👤 Kenji Koga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 13:43
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/12; H03K17/125
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
140 words
A direct parallel connection circuit of gate-turn-off thyristors (GTO's), comprising: at least two GTO's having different capacities, directly connected in parallel; an auxiliary gate wire for connecting gates of said GTO's to each other; an auxiliary cathode wire for connecting cathodes of said GTO's to each other; a common turn-on power supply for supplying turn-on gate currents to the respective gates of said GTO's through resistors; a common turn-off power supply for supplying turn-off gate currents to the respective gates of said GTO's through reactors; said resistors being sized to set the turn-on gate currents to be supplied to said GTO's to values corresponding to current capacities of said GTO's, respectively; and said reactors being sized to set the turn-off gate currents to be supplied to said GTO's to the values corresponding to the current capacities of said GTO's, respectively.
Claim 2
Dependent Claim
140 words
A direct parallel connection circuit of gate-turn-off thyristors (GTO's), comprising: at least two GTO's having different capacities, directly connected in parallel; an auxiliary gate wire for connecting gates of said GTO's to each other; an auxiliary cathode wire for connecting cathodes of said GTO's to each other; a common turn-on power supply for supplying turn-on gate currents to the respective gates of said GTO's through resistors; a common turn-off power supply for supplying turn-off gate currents to the respective gates of said GTO's through reactors; said resistors being sized to set the turn-on gate currents to be supplied to said GTO's to values corresponding to current capacities of said GTO's, respectively; and said reactors being sized to set the turn-off gate currents to be supplied to said GTO's to the values corresponding to the current capacities of said GTO's, respectively.
Claim 3
Dependent Claim
89 words
A direct parallel connection circuit of GTO's according to claim 1, wherein said turn-on power supply and said turn-off power supply are in series connection, the midpoint of said series connection is connected with said auxiliary cathode wire, said power supply being connected across each one of said resistors which is series connected with a respective one of said reactors in series connection units, and the midpoint of each of said series connection units is connected with the gate of a corresponding GTO of the at least two GTO's.
Claim 4
Dependent Claim
37 words
A direct parallel connection circuit of GTO's according to claim 2, wherein a transistor is connected between said resistors and said turn-on power supply, and a thyristor is connected between said reactors and said turn-off power supply.
Claim 5
Dependent Claim
41 words
A direct parallel connection circuit of GTO's according to claim 1, wherein the ratios between the values of said resistors and between the values of said reactors are in inverse proportion to the ratio between the current capacities of said GTO's.
Claim 6
Dependent Claim
70 words
A direct parallel connection circuit of transistors, comprising: at least two transistors having different current capacities, directly connected in parallel, and a common turn-on power supply for supplying, to said transistors, tee turn-on base currents in proportion to the respective current capacities of said transistors; and a common turn-off power supply for supplying, to said transistors, the turn-off base currents in proportion to the respective current capacities of said transistors.
Claim 7
Dependent Claim
70 words
A direct parallel connection circuit of transistors, comprising: at least two transistors having different current capacities, directly connected in parallel, and a common turn-on power supply for supplying, to said transistors, tee turn-on base currents in proportion to the respective current capacities of said transistors; and a common turn-off power supply for supplying, to said transistors, the turn-off base currents in proportion to the respective current capacities of said transistors.
Claim 8
Dependent Claim
77 words
A direct parallel connection circuit of self-turn-off semiconductor elements, comprising: at least two self-turn-off semiconductor elements having different current capacities, directly connected in parallel; a common turn-on power supply for supplying, to said semiconductor elements, the turn-on control currents in proportion to the respective current capacities of said semiconductor elements; and a common turn-off power supply for supplying, to said semiconductor elements, the turn-off control currents in proportion to the respective current capacities of said semiconductor elements.
Claim 9
Dependent Claim
77 words
A direct parallel connection circuit of self-turn-off semiconductor elements, comprising: at least two self-turn-off semiconductor elements having different current capacities, directly connected in parallel; a common turn-on power supply for supplying, to said semiconductor elements, the turn-on control currents in proportion to the respective current capacities of said semiconductor elements; and a common turn-off power supply for supplying, to said semiconductor elements, the turn-off control currents in proportion to the respective current capacities of said semiconductor elements.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-15 | 1992-11-14 | 1993-05-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-15 | 1996-11-14 | 1997-05-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-15 | 2000-11-14 | 2001-05-16 | $7700.00 | Window Closed / Lapsed |